QL5732-33BPS484C View Datasheet(PDF) - QuickLogic Corporation

Part Name

Description

MFG CO.

QL5732-33BPS484C

33 MHz/32-bit PCI Master/Target with Embedded Programmable Logic and Dual Port SRAM

QuickLogic Corporation 

Prev 21 22 23 24 25 26 27 28 29 30 Next

QL5732 Enhanced QuickPCI Device Data Sheet Rev. E

Table 17: QL5732 Global Clock Performance

Clock Segment

Parameter

Value

Min

Max

tPGCK

Global clock pin delay to quad net

-

tBGCK

Global clock buffer delay (quad net

to flip flop)

-

1.34 ns

0.56 ns

Programmable Clock

External Clock

Global Clock Buffer

Global Clock

tPGCK

tBGCK

Figure 18: Global Clock Structure Schematic

Symbol

tOUTLH

tOUTHL

tPZH

tPZL

tPHZ

tPLZ

tCOP

Table 18: Output Register Cell

Parameter: Output Register Cell Only

Output Delay low to high (90% of H)

Output Delay high to low (10% of L)

Output Delay tri-state to high (90% of H)

Output Delay tri-state to low (10% of L)

Output Delay high to tri-State

Output Delay low to tri-State

Clock to out delay (does not include clock tree delays)

Min

Max

-

0.40

-

0.55

-

2.94

-

2.34

-

3.07

-

2.53

3.15 (fast slew)

-

10.2 (slow

slew)

•

26

•

•

www.quicklogic.com

•

•

•

© 2003 QuickLogic Corporation

Share Link: