SBPH400-3 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
MFG CO.
'SBPH400-3' PDF : 43 Pages View PDF
SBPH400-3
2.8.10 SBPH400 registers
The accessible SBPH400 registers are listed in Table 2.15. The descriptions of the fields are
given in Table 2.16.
Table 2.15 Accessible SBPH400 register
Address
0000
0001
0010
0011
0100
0101
0110
0111
1000-1111
0
1
2
3
4
5
6
7
Physical_ID
R
PS
RHB
IBR
Gap_count
111b (Extended)
rsv
0011b (Total ports)
Max speed
rsv
0000b (Delay)
Link_active C
000b (Jitter)
Power_class
Resume_
int
ISBR
Loop
Pwr-fail
State
t_out
Port Enab_ Enab_
event accel multi
rsv
Page_select
rsv
Port_select
Register 0-7 [Page_select]
Table 2.16 SBPH400 register fields
Field
Physical_ID
R
PS
RHB
IBR
Gap_Count
Extended
Total_Ports
Max_Speed
Delay
Link_active
C
Jitter
Size
6
1
1
1
1
6
3
4
3
4
1
1
3
Type
R
R
R
R/W
R/W
R/W
R
R
R
R
R/W
R/W
R
Description
The address of the node determined during self-identification.
When set to 1, indicates that the node is the root.
Cable power status. This value always reflects the filtered voltage
sensed on the CPS pin.
Root Hold-off bit. When set to 1, instructs the node to attempt to
become the root during the next Tree-ID process. Value on power
reset is 0.
Initiate Bus Reset bit. When set to 1, instructs the SBPH400 to initiate
a bus reset for 166 µsec immediately. Always reads as zero.
Arbitration timer setting. Used to optimize gap times based on the
topology of the network.
Always reads as 111b to indicate use of the extended PHY register
map
Always reads as 3
010b (maximum speed is S400)
0000b (maximum repeater delay is 144 ns)
Set or cleared by software. Note that the value of the L bit transmitted
in the self-ID packet is the AND of the Link_active bit and the LPS pin.
Initialized to the value of the LACT configuration pin on power reset.
Contender. Set or cleared by software to control the value of the C bit
transmitted in the self-ID packet. On power reset this is initialized to
the value of the CMC pin.
000b (fastest and slowest repeater delay differ by 20ns)
25/43
2
Share Link: 
