ST72124J View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

ST72124J

8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, SCI INTERFACES

STMicroelectronics 

Prev 41 42 43 44 45 46 47 48 49 50 Next

ST72334J/N, ST72314J/N, ST72124J

I/O PORTS (Cont’d)

Figure 32. I/O Block Diagram

ALTERNATE

OUTPUT

1

0

ALTERNATE

ENABLE

DR

DDR

OR

OR SEL

If implemented

DDR SEL

DR SEL

1

0

EXTERNAL

INTERRUPT

SOURCE (EIx)

POLARITY

SELECTION

FROM

OTHER

BITS

VDD

P-BUFFE R

(see table below)

PULL-UP

(see table below)

VDD

PULL-UP

CONDITION

PAD

N-BUFFER

CMOS

SCHMITT

TR IGGE R

DIODES

(see table below)

ANALOG

INPUT

ALTERNATE

INPUT

Table 8. Port Mode Options

Configuration Mode

Input

Output

Floating with/without Interrupt

Pull-up with/without Interrupt

Push-pull

Open Drain (logic level)

True Open Drain

Legend:NI - not implemented

Off - implemented not activated

On - implemented and activated

Pull -Up

Off

On

Off

NI

P-Buffer

Off

On

Off

NI

Diodes

to VDD

to VSS

On

On

NI (see note)

Note: the diode to VDD is not implemented in the

true open drain pads. A local protection between

the pad and VSS is implemented to protect the de-

vice against positive stress.

43/125

Share Link: