Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ST72321BR9-AUTO View Datasheet(PDF) - STMicroelectronics

Part Name
Description
MFG CO.
'ST72321BR9-AUTO' PDF : 247 Pages View PDF
ST72321Bxxx-Auto
Supply, reset and clock management
6.6.5
System Integrity (SI) Control/Status register (SICSR)
SICSR
7
AVDS
RW
6
AVDIE
RW
5
AVDF
RW
4
LVDRF
RW
Reset value: 000x 000x (00h)
3
2
1
0
Reserved
WDGRF
-
RW
Table 12. SICSR description
Bit Name
Function
Voltage Detection selection
7 AVDS
This bit is set and cleared by software. Voltage Detection is available only if the
LVD is enabled by option byte.
0: Voltage detection on VDD supply
1: Voltage detection on EVD pin
Voltage Detector interrupt enable
6 AVDIE
This bit is set and cleared by software. It enables an interrupt to be generated
when the AVDF flag changes (toggles). The pending interrupt information is
automatically cleared when software enters the AVD interrupt routine.
0: AVD interrupt disabled
1: AVD interrupt enabled
Voltage Detector flag
5 AVDF
This read-only bit is set and cleared by hardware. If the AVDIE bit is set, an
interrupt request is generated when the AVDF bit changes value. Refer to
Figure 15 and to Monitoring the VDD main supply on page 50 for additional
details.
0: VDD or VEVD over VIT+(AVD) threshold
1: VDD or VEVD under VIT-(AVD) threshold
LVD reset flag
4 LVDRF
This bit indicates that the last Reset was generated by the LVD block. It is set by
hardware (LVD reset) and cleared by software (writing zero). See Table 13: Reset
source flags for more details. When the LVD is disabled by OPTION BYTE, the
LVDRF bit value is undefined.
3:1
- Reserved, must be kept cleared.
Watchdog reset flag
0 WDGRF
This bit indicates that the last Reset was generated by the Watchdog peripheral. It
is set by hardware (watchdog reset) and cleared by software (writing zero) or an
LVD Reset (to ensure a stable cleared state of the WDGRF flag when CPU starts).
Combined with the LVDRF flag information, the flag description is given in
Table 13.
Table 13.
Reset source flags
Reset sources
External RESET pin
Watchdog
LVD
LVDRF
0
0
1
WDGRF
0
1
X
53/247
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]