ST72P314J2T View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

ST72P314J2T

8-BIT MCU WITH SINGLE VOLTAGE FLASH MEMORY, ADC, 16-BIT TIMERS, SPI, SCI INTERFACES

STMicroelectronics 

Prev 81 82 83 84 85 86 87 88 89 90 Next

ST72334J/N, ST72314J/N, ST72124J

SERIAL COMMUNICATIONS INTERFACE (Cont’d)

6.6.5 Low Power Modes

Mode

WAIT

HALT

Description

No effect on SCI.

SCI interrupts cause the device to exit from Wait mode.

SCI registers are frozen.

In Halt mode, the SCI stops transmitting/receiving until Halt mode is exited.

6.6.6 Interrupts

Interrupt Event

Transmit Data Register Empty

Transmission Complete

Received Data Ready to be Read

Overrrun Error Detected

Idle Line Detected

Event

Flag

TDRE

TC

RDRF

OR

IDLE

Enable

Control

Bit

TIE

TCIE

RIE

ILIE

Exit

from

Wait

Yes

Yes

Yes

Yes

Yes

Exit

from

Halt

No

No

No

No

No

The SCI interrupt events are connected to the

same interrupt vector (see Interrupts chapter).

These events generate an interrupt if the corre-

sponding Enable Control Bit is set and the I-bit in

the CC register is reset (RIM instruction).

90/125

Share Link: