ST7689-G4 View Datasheet(PDF) - Sitronix Technology Co., Ltd.

Part Name

Description

MFG CO.

ST7689-G4

128RGB x 160 dot 65K Color with Frame Memory Single-Chip CSTN Controller/Driver

Sitronix Technology Co., Ltd. 

Prev 41 42 43 44 45 46 47 48 49 50 Next

ST7689

7.3.3. I/O Buffer Circuit

It is the bi-directional buffer used when MPU reads or writes the DDRAM. Since MPU’s read or write of DDRAM is

performed independently from data output to the display data latch circuit, asynchronous access to the DDRAM when the

LCD is turned on does not cause troubles such as flicking of the display images.

7.3.4. Scroll Address Circuit

The circuit associates pages on DDRAM with COM output. ST7689 processes signals for the liquid crystal display on

1-page basis. Thus, when specifying a specific area in the area scroll display or partial display, you must designate it in

block.

7.3.5. Display data Latch Circuit

This circuit is used to temporarily hold display data to be output from the DDRAM to the SEG decoder circuit. Since

display normal/inverse and display on/off commands are used to control data in the latch circuit alone, they do not modify

data in the DDRAM.

7.3.6. Normal Display On or Partial Mode On Vertical Scroll Off

In this mode, contents of the frame memory within an area where column address is 00h to 7Fh and row address is

00h to 9Fh is displayed.

To display a dot on leftmost top corner, store the dot data at (column address, row address) = (0,0).

Example1) Normal Display On

Version 1.0

Page 41 of 195

2009/10

Share Link: