ST7LITE25F2 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

ST7LITE25F2

8-bit microcontroller with single voltage Flash memory, data EEPROM, ADC, Timers, SPI

STMicroelectronics 

Prev 31 32 33 34 35 36 37 38 39 40 Next

Supply, reset and clock management

ST7LITE20F2 ST7LITE25F2 ST7LITE29F2

7.5

7.5.1

Note:

Reset sequence manager (RSM)

Introduction

The reset sequence manager includes three RESET sources as shown in Figure 15: Reset

block diagram:

● External RESET source pulse

● Internal LVD RESET (low voltage detection)

● Internal WATCHDOG RESET

A reset can also be triggered following the detection of an illegal opcode or prebyte code.

Refer to Section 12.2.1: Illegal opcode reset for further details.

These sources act on the RESET pin and it is always kept low during the delay phase.

The RESET service routine vector is fixed at addresses FFFEh-FFFFh in the ST7 memory

map.

The basic RESET sequence consists of 3 phases as shown in Figure 14:

● Active Phase depending on the RESET source

● 256 or 4096 CPU clock cycle delay (see table below)

● RESET vector fetch.

The 256 or 4096 CPU clock cycle delay allows the oscillator to stabilise and ensures that

recovery has taken place from the Reset state. The shorter or longer clock cycle delay is

automatically selected depending on the clock source chosen by option byte:

Table 8.

CPU Clock cycle delay

Clock source

CPU clock

cycle delay

Internal RC oscillator

External clock (connected to CLKIN pin)

External crystal/ceramic oscillator

(connected to OSC1/OSC2 pins)

256

256

4096

The RESET vector fetch phase duration is 2 clock cycles.

If the PLL is enabled by option byte, it outputs the clock after an additional delay of tSTARTUP

(see Figure 12: PLL output frequency timing diagram).

Figure 14. RESET sequence phases

Active phase

RESET

Internal reset

256 or 4096 clock cycles

Fetch

vector

38/166

Doc ID 8349 Rev 5

Share Link: