STA310 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
MFG CO.
'STA310' PDF : 90 Pages View PDF
STA310
When it has detected (SYNC_LOCK+1) sync words,
it sends the data to the decoder.
9.14 Post decoding and pro logic registers
PDEC1
Post decoder register
7
6 5 43 2
1
0
VMAX
DEM DCF DB PVIRT MPEG_DR PL
Address: 0x62
Type: R/W
Software Reset: NC
Hardware Reset: UND
Description:
This register controls the post decoder operations.
Bitfield
Description
PL
When high Pro Logic decoding is forced,
when low the ProLogic decoder is
automatically enabled when the stream
contains the info that it is ProLogic
encoded
MPEG_DR When high enable MPEG dynamic range.
DB
When high the "double stereo" procedure
is enabled. Double stereo is a copy of
Left/Right channels on to Left/Right
surround channels in order to have a
pseudo 5 -channel decoder effect.
DCF
When set the DC filter is activated.. When
reset, it is disabled.
DEM
When set the de-emphasis filter is
activated.. When reset, it is disabled.
PL_AB
Pro Logic auto balance
765432
1
0
PL_WS PL_AB
Address : 0x64
Type: R/W
Software Reset: NC
Hardware Reset: UND
Description:
Bitfield
PL_AB
PL_WS
Description
When high, select the auto-balance
function (used to track out gin
mismatches between Lt and Rt).When
low, disable the autobalance function
When high, enable Wide Surround mode.
The wide surround option is provided for
users who plan to do further post-
processing of the Pro Logic outputs, and
want to fold the lowpass filtering of the
surround channel into their downstream
processing Lowpass filtering and B-type
shelf filtering are both disabled. When
low, disable ide surround mode.
PL_DWNX
Pro Logic Decoder Downmix
7654
3
LFE_BYP
Address : 0x65
Type: R/W
Software Reset: NC
Hardware Reset: UND
210
PL_DWNX[2:0]
Description:
Bitfield
PL_DWNX
[2:0]
LFE_BYP
Description
0,1,2: Pro Logic disabled
3: 3/0 (L, R, C) three stereo
4: 2/1 (L, R, Ls) phantom
5: 3/1 (L, C, R, Ls)
6: 2/2 (L, R, Ls, Rs) phantom
7: 3/2 (L, C, R, S, S)
0: LFE channel is clear
1: LFE channel is bypassed
Prologic decoder support only 4 sampling frequen-
cies: 48KHz, 44.1KHz, 32KHz, 22.05KHz.
If we active prologic with sampling frequency differ-
ent from those frequencies, the decoder will be auto-
matically disable the prologic call.
OCFG
Output Configuration
7
6
543210
LFE_BYP BOOST
OCFG[2:0]
Address: 0x66
60/90
Share Link: 
