STA3398 View Datasheet(PDF) - STMicroelectronics
Part Name
Description
MFG CO.
STA3398
STMicroelectronics
'STA3398' PDF : 78 Pages View PDF
STA339BW
Channel in
Register description
Figure 22. EQDRC scheme
EQDRC
BIQUAD
Peak
detector
Attenuation
calculator
Atten
Channel in
Standard DRC
Peak
detector
Attenuation
calculator
Atten
7.18.3
Extended post scale range
PS48DB
0
1
Table 78. Post scale setup
Mode
Postscale value is applied as defined in coefficient RAM
Postscale value is applied with +48-dB offset with respect to the
coefficient RAM value
7.18.4
Post scale is an attenuation by default. When PS48DB is set to 1, a 48-dB offset is applied
to the configured word, so postscale can act as a gain too.
Extended attack rate
The attack rate shown in Table 67 can be extended to provide up to 8 dB/ms attack rate on
both limiters.
Table 79. Extended attack rate setup for limiter 1
XAR1
Mode
0
Limiter1 attack rate is configured using Table 67
1
Limiter1 attack rate is 8 dB/ms
Table 80. Extended attack rate setup for limiter 2
XAR2
Mode
0
Limiter2 attack rate is configured using Table 67
1
Limiter2 attack rate is 8 dB/ms
DocID15251 Rev 7
69/78
78
Share Link: 