STI5512 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

STI5512

SET TOP BOX BACKEND DECODER WITH INTEGRATED HOST PROCESSOR

STMicroelectronics 

Prev 11 12 13 14 15 16 17 18 19 20 Next

A

B

CONFIDENTIAL 1

PIO4[3]/

1284Periph

LogicH/

ASC3 CTS

PIO4[4]/

1284Host

LogicH/

2

PIO4[6]/

Interrupt3

PIO4[5]/

Interrupt2

3

Interrupt1

4

5

PIO4[1]/ MemData

ASC3RxD

31

Interrupt0

PIO4[0]/ MemData

ASC3TxD

30

ASC3 RTS

1284notInit/

C AVPacket

Tag3

1284not

SelectIn

PIO3[7]/

1284Innot

Out

PIO1[6]/

ASC1

RxD

MemData

29

1284Select/

1284not

1284not

D AVPacket AutoFd/AV

Fault/AV

Tag0

PacketTag1 PacketTag2

YC7

PIO1[5]/

ASC1 TxD

E

1284Data0/ 1284notAck/

AVData0

AVByteClk

1284Busy/

AVPacket

Clk

1284PError/

AVByteClk

Valid

F

1284Data1/

AVData1

1284Data2/

AVData2

1284Data3/

AVData3

VDD

6

MemData

28

MemData

27

MemData

26

VDD

7

MemData

25

MemData

24

MemData

23

MemData

22

8

Vclamp3

MemData

21

MemData

20

YC0

STi5512

9

10

MemData MemData

19

15

MemData MemData

18

14

MemData MemData

17

13

MemData

16

VDD

G

Vclamp1

1284Data4/ 1284Data5/ 1284Data6/

AVData4

AVData5

AVData6

H

1284Data7/

AVData7

1284not

Strobe/AV

PacketError

TCK

TtxtEven

notOdd

J notTRST

TMS

TDO

TDI

GND

GND

K LPClock In LPClockOsc RTCVDD

VDD

GND

GND

L

notRST

LRCLK/A-

M WORD_

CLK

N

PCM_DATA/

A_C_DATA

PIO4[2]/

TtxtClockIn

notHSYNC

A_C_REQ

PIO4[7]/

TtxtData

ODD_OR_E

VEN

PCMCLK

OSD_

ENABLE

TtxtHsync

A_PTS_

STB

P

V_REF_DA I_REF_DAC_

C_YCC

YCC

SCLK/

A_C_STB

VDD

GND

GND

GND

GND

R

VSSA1

CV_OUT

C_OUT

Y_OUT

T

V_REF_DA I_REF_DAC_

C_RGB

RGB

VDDA1

CFC

U

VSSA0

V

VDDA0

W

PIO2[1]/

ASC2RxD

Y

PIO2[4]/

(Sc0RST)

B_OUT

PIO2[0]/

ASC2TxD

PIO2[3]/

Sc0Clk

PIO2[6]/

Sc0Dir

R_OUT

G_OUT

VDD

PIO2[2]/

Sc0ClkGen

ExtClk

PIO2[5]/

Sc0Cmd

Vcc

PIO2[7]/

Sc0Detect

PIO0[0]/

ASC0TxD

PIO0[1]/

ASC0RxD

PIO0[2]/

Sc1ClkGenE

xtClk

PIO0[3]/

Sc1Clk

PIO0[4]/

(Sc1RST)

PIO0[5]/

(Sc1Cmd

Vcc)

PIO0[6]/

Sc1Dir

PIO0[7]/

(Sc1

Detect)

Vclamp2

PIO1[0]/

SSC0

MTSR

YC6

PIO1[1]/

SSC0

MRST

PIO1[2]/

SSC0

SClk

PIO3[0]/

SSC1

MTSR

PIO3[1]/

SSC1

MRST

PIO3[2]/

SSC1

SClk

PIO1[3]/

PWMOut0

PIO1[4]/

PWMOut1

VDD

PIO1[7]/

PWMOut2

PIO3[3]/

CaptureIn

0

PIO3[4]/

CaptureIn

1

PIO3[5]/

Capture

In2

PIO3[6]/

Compare

Out2

ErrorOut/

TrigOut

CPU

Analyse/

TrigIn

20//23

7110123 B

Share Link: