TCS3404 View Datasheet(PDF) - austriamicrosystems AG
Part Name
Description
MFG CO.
'TCS3404' PDF : 56 Pages View PDF
TCS3404, TCS3414 − Principles of Operation
Figure 34:
Register Address
Register Set
The TCS3404/14 is controlled and monitored by 18 user
registers and a command register accessed through the serial
interface. These registers provide for a variety of control
functions and can be read to determine results of the ADC
conversions. The Register Set is summarized in Figure 34.
Address
----
00h
01h
02h
03h
04h
07h
08h
09h
0Ah
0Bh
0Fh
10h
11h
12h
13h
14h
15h
16h
17h
Register Name
COMMAND
CONTROL
TIMING
INTERRUPT
INT SOURCE
ID
GAIN
LOW_THRESH_LOW_BYTE
LOW_THRESH_HIGH_BYTE
HIGH_THRESH_LOW_BYTE
HIGH_THRESH_HIGH_BYTE
----
DATA1LOW
DATA1HIGH
DATA2LOW
DATA2HIGH
DATA3LOW
DATA3HIGH
DATA4LOW
DATA4HIGH
Register Function
Specifies register address
Control of basic functions
Integration time/gain control
Interrupt control
Interrupt source
Part number/Rev ID
ADC gain control
Low byte of low interrupt threshold
High byte of low interrupt threshold
Low byte of high interrupt threshold
High byte of high interrupt threshold
SMBus block read (10h through 17h)
Low byte of ADC green channel
High byte of ADC green channel
Low byte of ADC red channel
High byte of ADC red channel
Low byte of ADC blue channel
High byte of ADC blue channel
Low byte of ADC clear channel
High byte of ADC clear channel
The mechanics of accessing a specific register depends on the
specific SMB protocol used. Refer to the section on SMBus
protocols on the previous pages. In general, the Command
Register is written first to specify the specific control/status
register for following read/write operations.
ams Datasheet
[v1-00] 2015-Nov-11
Page 21
Document Feedback
Share Link: 
