CHAPTER 1 GENERAL
Table 1-15. Functional Outline of µPD78058F Subseries (1/2)
Part Number
Item
µPD78056F
µPD78058F
µPD78P058F
Internal ROM
memory
Mask ROM
48K bytes
60K bytes
PROM
60K bytesNote 1
High-speed RAM 1024 bytes
Buffer RAM
32 bytes
Expansion RAM None
1024 bytes
1024 bytesNote 2
Memory space
64K bytes
General-purpose register 8 bits × 8 × 4 banks
Minimum With main
0.4 µs/0.8 µs/1.6 µs/3.2 µs/6.4 µs/12.8 µs (at 5.0 MHz)
instruction system clock
execution With subsystem 122 µs (at 32.768 kHz)
time
clock
Instruction set
• 16-bit operation
• Multiplication/division (8 bits × 8 bits, 16 bits ÷ 8 bits)
• Bit manipulation (set, reset, test, Boolean operation)
• BCD adjustment, etc.
I/O port
• Total
: 69
• CMOS input
:2
• CMOS I/O
: 63
• N-ch open-drain I/O : 4
A/D converter
8-bit resolution × 8 channels
D/A converter
8-bit resolution × 2 channels
Serial interface
• 3-wire serial I/O/SBI/2-wire serial I/O mode selectable
: 1 channel
• 3-wire serial I/O mode (with function to automatically transfer/receive up to 32 bytes) : 1 channel
• 3-wire serial I/O/UART mode selectable
: 1 channel
Timer
• 16-bit timer/event counter : 1 channel
• 8-bit timer/event counter : 2 channels
• Watch timer
: 1 channel
• Watchdog timer
: 1 channel
Timer output
3 (14-bit PWM output: 1)
Clock output
19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5.0 MHz (with
main system clock of 5.0 MHz), 32.768 kHz (with subsystem clock of 32.768 kHz)
Notes 1. The capacity of the internal PROM can be changed by using a memory size select register (IMS).
2. The internal expansion RAM capacity can be changed by using an internal expansion RAM size select
register (IXS).
40