Z86E7216PSC View Datasheet(PDF) - Zilog
Part Name
Description
MFG CO.
'Z86E7216PSC' PDF : 74 Pages View PDF
Z86E72/E73
OTP IR Microcontrollers
COUNTER/TIMER REGISTER DESCRIPTION (Continued)
CTR0 (D)00: Counter/Timer8 Control Register.
Field
T8_Enable
Single/Modulo
Time_Out
T8 _Clock
Bit Position
7-------
R
W
-6------
R/W
--5------
R
W
---43---
R/W
Capture_INT_MASK
Counter_INT_Mask
P34_Out
-----2--
------1-
-------0
Note: *Indicates the value upon Power-On Reset
R/W
R/W
R/W
Value
0*
1
0
1
0
1
0
1
0
1
00
01
10
11
0
1
0
1
0*
1
Description
Counter Disabled
Counter Enabled
Stop Counter
Enable Counter
Modulo-N
Single Pass
No Counter Time-Out
Counter Time-Out Occurred
No Effect
Reset Flag to 0
SCLK
SCLK/2
SCLK/4
SCLK/8
Disable Data Capture Int.
Enable Data Capture Int.
Disable Time-Out Int.
Enable Time-Out Int.
P34 as Port Output
T8 Output on P34
CTR0: Counter/Timer8 Control Register Description
T8 Enable. This field enables T8 when set (written) to 1.
Single/Modulo-N. When set to 0 (modulo-n), the counter
reloads the initial value when the terminal count is
reached. When set to 1 (single pass), the counter stops
when the terminal count is reached.
Time-Out. This bit is set when T8 times out (terminal count
reached). To reset this bit, a 1 should be written to this lo-
cation. This is the only way to reset this status condi-
tion, therefore, care should be taken to reset this bit
prior to using/enabling the counter/timers.
Note: Care must be taken when utilizing the OR or AND
commands to manipulate CTR0, bit 5 and CTR1, bits 0
and 1 (Demodulation Mode). These instructions use a
Read-Modify-Write sequence in which the current status
from the CTR0 and CTR1 registers will be ORed or ANDed
with the designated value and then written back into the
registers. Example: When the status of bit 5 is 1, a reset
condition will occur.
T8 Clock. Defines the frequency of the input signal to T8.
Capture_INT_Mask. Set this bit to allow interrupt when
data is captured into either LO8 or HI8 upon a positive or
negative edge detection in demodulation mode.
Counter_INT_Mask. Set this bit to allow interrupt when T8
has a time out.
P34_Out. This bit defines whether P34 is used as a normal
output pin or the T8 output
1-32
PRELIMINARY
DS96LVO1100
Share Link: 
