ACS8514 View Datasheet(PDF) - Semtech Corporation

Part Name

Description

MFG CO.

ACS8514

Synchronous Equipment Timing Source Partner IC for 2nd T4 DPLL, Accurate Monitoring & Input Extender

Semtech Corporation 

Prev 21 22 23 24 25 26 27 28 29 30 Next

ACS8514 SETS Buddy

ADVANCED COMMS & SENSING FINAL

DATASHEET

EPROM Mode

This mode is suitable for use with an EPROM, in which configuration data is stored (one-way communication - status

information will not be accessible). A state machine internal to the ACS8514 device will perform numerous EPROM read

operations to read the data out of the EPROM. In EPROM Mode, the ACS8514 takes control of the bus as Master and

reads the device set-up from an AMD AM27C64 type EPROM at lowest speed (250ns) after device set-up (system reset).

The EPROM access state machine in the up interface sequences the accesses. Figure 13 shows the access timing of the

device in EPROM mode.

Further information can be found in the AMD AM27C64 data sheet.

Figure 13 Access Timing in EPROM mode

Table 18 Access Timing in EPROM mode (For use with Figure 13 )

Symbol

Parameter

tacc

Delay CSBfalling edge or A change to AD valid

MIN

TYP

MAX

-

-

920 ns

Power-On Reset

The Power-On Reset (PORB) pin resets the device if forced Low. The reset is asynchronous; the minimum Low pulse width

is 5 ns. Reset is needed to initialize all of the register values to their defaults. Reset must be asserted at power on, and

may be re-asserted at any time to restore defaults. This is implemented simply using an external capacitor to GND along

with the internal pull-up resistor. The ACS8514 is held in a reset state for 250 ms after the PORB pin has been pulled

high. In normal operation PORB should be held high.

Revision 3.00 April 2007 © Semtech Corp.

Page 28

www.semtech.com

Share Link: