ADSP-21469 View Datasheet(PDF) - Analog Devices

Part Name

Description

MFG CO.

ADSP-21469

SHARC Processor

Analog Devices 

Prev 21 22 23 24 25 26 27 28 29 30 Next

ADSP-21467/ADSP-21469

PMCTL

(LCLKR)

PMCTL

(PLLBP)

CLKIN

XTAL

BUF

PLLI

CLKIN CLK

DIVIDER

fINPUT

PMCTL

(INDIV)

PLL

LOOP

FILTER

fVCO

PLL

VCO

DIVIDER

CLK_CFGx/

PMCTL (2 × PLLM)

PMCTL

(PLLD)

fVCO ÷ (2 × PLLM)

fCCLK

PMCTL

(PLLBP)

LINK PORT

CLOCK

DIVIDER

PMCTL

(DDR2CKR)

DDR2

DIVIDER

CCLK

LCLK

CLK_CFGx/

PMCTL

DDR2_CLK

DIVIDE PCLK

BY 2

RESET

DELAY OF

4096 CLKIN

CYCLES

CLKOUT (TEST ONLY)

RESETOUT

BUF

RESETOUT

CORERST

Figure 5. Core Clock and System Clock Relationship to CLKIN

PCLK

CCLK

Rev. B | Page 24 of 76 | March 2013

Share Link: