APW7068 View Datasheet(PDF) - Anpec Electronics
Part Name
Description
MFG CO.
APW7068
Anpec Electronics
'APW7068' PDF : 26 Pages View PDF
APW7068
Application Information (Cont.)
Linear Regulator Input/Output Capacitor Selection
The input capacitor is chosen based on its voltage
rating. Under load transient condition, the input
capacitor will momentarily supply the required transient
current. The output capacitor for the linear regulator is
chosen to minimize any droop during load transient
condition. In addition, the capacitor is chosen based
on its voltage rating.
Linear Regulator Input/Output MOSFET Selection
loop. A compensation network among COMP, FB and
VOUT1 should be added. The compensation network is
shown in Fig. 9. The output LC filter consists of the
output inductor and output capacitors. The transfer
function of the LC filter is given by:
GAINLC
=
s2
1+ s ×ESR× COUT1
× L × COUT1 + s × ESR× COUT1 + 1
The poles and zero of this transfer functions are:
The maximum DRIVE voltage is about 10V when
VCC12 is equal 12V. Since this pin drives an external
N-channel MOSFET, therefore the maximum output
voltage of the linear regulator is dependent upon the
V.
GS
VOUT2MAX = 10 - VGS
Another criterion is its efficiency of heat removal. The
power dissipated by the MOSFET is given by:
Pd = IOUT2 x (VIN – VOUT2)
Where IOUT2 is the maximum load current, VOUT2 is the
nominal output voltage.
In some applications, heatsink might be required to
help maintain the junction temperature of the MOSFET
below its maximum rating.
FLC = 2 × π ×
1
L × C OUT1
FESR
=
1
2 × π × ESR × C OUT1
The F is the double poles of the LC filter, and F is
LC
ESR
the zero introduced by the ESR of the output capacitor.
PHASE
L
OUTPUT1
COUT1
ESR
Figure 6. The Output LC Filter
Linear Regulator Compensation Selection
The linear regulator is stable over all loads current.
However, the transient response can be further enhanced
by connecting a RC network between the FBL and
DRIVE pin. Depending on the output capacitance and
load current of the application, the value of this RC
network is then varied.
FLC
-40dB/dec
FESR
-20dB/dec
PWM Compensation
The output LC filter of a step down converter introduces
a double pole, which contributes with -40dB/decade
gain slope and 180 degrees phase shift in the control
Frequency(Hz)
Figure 7. The LC Filter GAIN and Frequency
Copyright © ANPEC Electronics Corp.
15
Rev. A.2 - Jun., 2006
www.anpec.com.tw
Share Link: 