CL-PD6833-VC-A View Datasheet(PDF) - Cirrus Logic
Part Name
Description
MFG CO.
'CL-PD6833-VC-A' PDF : 216 Pages View PDF
CL-PD6833
PCI-to-CardBus Host Adapter
Table 15-14. PC Card (PCMCIA) Read/Write Timing when System is 8-Bit
Symbol
Parameter
MIN
MAX Units
t1
-REG or Address setup to Command active1
t2
Command pulse width2
t3
Address hold from Command inactive3
(S × Tcp) – 10
ns
(C × Tcp) – 10
ns
(R × Tcp) – 10
ns
t4
Data setup before Command inactive
(2 Tcp) + 10
ns
t5
Data hold after command inactive
0
ns
1 The Setup time is determined by the value programmed into the Setup Timing register, index 3Ah/3Dh. Using the Timer
Set 0 default value of 00h, the setup time would be 20 ns. S = Nval + 1, see page 192.
2 The Command time is determined by the value programmed into the Command Timing register, index 3Bh/3Eh. Using the
Timer Set 0 default value of 07h, the Command time would be 230 ns. C = Nval + 1, see page 192.
3 The Recovery time is determined by the value programmed into the Recovery Timing register, index 3Ch/3Fh. Using the
Timer Set 0 default value of 04h, the hold (Recovery) time would be 170 ns. R = Nval + 1, see page 192.
-REG,
A[25:0]
-IOWR, -IORD,
-OE, -WE
-CE1
D[7:0]
Write Cycle
D[7:0]
Read Cycle
D[15:8]
Read or
Write Cycle
t1
t3
t2
Odd/Even Data
t4
t5
Odd/Even Data
XX
Figure 15-8. PC Card (PCMCIA) Read/Write Timing (8-Bit System)
196
ELECTRICAL SPECIFICATIONS
ADVANCE DATA BOOK v0.3
June 1998
Share Link: 
