EVAL-AD5765EBZ View Datasheet(PDF) - Analog Devices
Part Name
Description
MFG CO.
'EVAL-AD5765EBZ' PDF : 28 Pages View PDF
AD5765
Data Sheet
FUNCTION REGISTER
The function register is addressed by setting the three REG bits to 000. The values written to the address bits and the data bits determine
the function addressed. The functions available via the function register are outlined in Table 11 and Table 12.
Table 11. Function Register Options
REG2 REG1 REG0 A2 A1 A0
0
0
0
000
0
0
0
001
DB15:DB6
Don’t care
DB5
DB4
DB3 DB2
No operation, data = don’t care
Local ground
D1
D1
D0
offset adjustment direction value direction
DB1
D0
value
DB0
SDO
disable
0
0
0
100
0
0
0
101
Clear, data = don’t care
Load, data = don’t care
Table 12. Explanation of Function Register Options
Option
Description
NOP
No operation instruction used in readback operations.
Local Ground
Set by the user to enable the local ground offset adjustment function. Cleared by the user to disable the local ground
Offset Adjustment offset adjustment function (default). See the Design Features section for additional details.
D0/D1 Direction Set by the user to enable D0/D1 as outputs. Cleared by the user to enable D0/D1 as inputs (default). See the Design
Features section for additional details.
D0/D1 Value
I/O port status bits. Logic values written to these locations determine the logic outputs on the D0 and D1 pins when
configured as outputs. These bits indicate the status of the D0 and D1 pins when the I/O port is active as an input.
When enabled as inputs, these bits are don’t cares during a write operation.
SDO Disable
Set by the user to disable the SDO output. Cleared by the user to enable the SDO output (default).
Clear
Addressing this function resets the DAC outputs to 0 V in twos complement mode and negative full scale in binary mode.
Load
Addressing this function updates the DAC registers and, consequently, the analog outputs.
DATA REGISTER
The data register is addressed by setting the three REG bits to 010. The DAC address bits select the DAC channel with which the data
transfer is to take place (see Table 10). The data bits are in the DB15 to DB0 positions, as shown in Table 13.
Table 13. Programming the AD5765 Data Register
REG2 REG1 REG0 A2
A1
A0
0
1
0
DAC address
DB15:DB0
16-bit DAC data
COARSE GAIN REGISTER
The coarse gain register is addressed by setting the three REG bits to 011. The DAC address bits select the DAC channel with which the
data transfer is to take place (see Table 10). The coarse gain register is a 2-bit register and allows the user to select the output range of each
DAC, as shown in Table 14 and Table 15.
Table 14. Programming the AD5765 Coarse Gain Register
REG2
REG1
REG0
A2
A1
A0
0
1
1
DAC address
DB15:DB2
Don’t care
DB1
DB0
CG1
CG0
Table 15. Output Range Selection
Output Range
±4.096 V (default)
±4.20103 V
±4.31158 V
CG1
CG0
0
0
0
1
1
0
Rev. C | Page 20 of 28
Share Link: 
