ICS1893CFILF View Datasheet(PDF) - Integrated Circuit Systems
Part Name
Description
MFG CO.
'ICS1893CFILF' PDF : 126 Pages View PDF
ICS1893CF Data Sheet Rev. F - Release
Chapter 9 DC and AC Operating Conditions
9.5.3 Timing for Receive Clock (RXCLK) Pins
Table 9-10 lists the significant time periods for signals on the Receive Clock (RXCLK) pins for the various
interfaces. Figure 9-4 shows the timing diagram for the time periods.
Table 9-10. MII Receive Clock Timing
Time
Period
Parameter
t1 RXCLK Duty Cycle
t2a RXCLK Period
t2b RXCLK Period
Conditions
–
100M MII (100Base-TX)
10M MII (10Base-T)
Min. Typ. Max. Units
35 50 65 %
– 40 –
ns
– 400 –
ns
Figure 9-4. Receive Clock Timing Diagram
t1
RXCLK
t2
ICS1893CF, Rev. F, 03/01/07
Copyright © 2007, Integrated Device Technology, Inc.
All rights reserved.
105
Mar. 2007
Share Link: 
