LPC47U33X View Datasheet(PDF) - SMSC -> Microchip

Part Name

Description

MFG CO.

LPC47U33X

100 Pin Enhanced Super I/O for LPC Bus with Consumer Features and SMBus Controller

SMSC -> Microchip 

Prev 21 22 23 24 25 26 27 28 29 30 Next

FLOPPY DISK CONTROLLER

The Floppy Disk Controller (FDC) provides the

interface between a host microprocessor and

the floppy disk drives. The FDC integrates the

functions of the Formatter/Controller, Digital

Data Separator, Write Precompensation and

Data Rate Selection logic for an IBM XT/AT

compatible FDC. The true CMOS 765B core

guarantees 100% IBM PC XT/AT compatibility

in addition to providing data overflow and

underflow protection.

The FDC is compatible to the 82077AA using

SMSC's proprietary floppy disk controller core.

FDC Internal Registers

The Floppy Disk Controller contains eight

internal registers that facilitate the interfacing

between the host microprocessor and the disk

drive. Table 5 shows the addresses required to

access these registers. Registers other than the

ones shown are not supported. The rest of the

description assumes that the primary addresses

have been selected.

ADDRESS

Base + 0

Base + 1

Base + 2

Base + 3

Base + 4

Base + 4

Base + 5

Base + 6

Base + 7

Base + 7

Table 5 - Status, Data and Control Registers

(Shown with base addresses of 3F0 and 370)

PRIMARY

ADDRESS

R/W

REGISTER

3F0

R Status Register A (SRA)

3F1

R Status Register B (SRB)

3F2

R/W Digital Output Register (DOR)

3F3

R/W Tape Drive Register (TDR)

3F4

R Main Status Register (MSR)

3F4

W Data Rate Select Register (DSR)

3F5

R/W Data (FIFO)

3F6

Reserved

3F7

R Digital Input Register (DIR)

3F7

W Configuration Control Register (CCR)

23

Share Link: