M41ST87YMX6TR View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

M41ST87YMX6TR

5.0, 3.3, or 3.0V, 1280 bit (160 x8) Secure Serial RTC and NVRAM Supervisor with Tamper Detection

STMicroelectronics 

Prev 31 32 33 34 35 36 37 38 39 40 Next

M41ST87Y, M41ST87W

Power-on Reset

The M41ST87Y/W continuously monitors VCC.

When VCC falls to the power fail detect trip point,

the RST pulls low (open drain) and remains low on

power-up for trec after VCC passes VPFD(max).

The RST pin is an open drain output and an appro-

priate pull-up resistor should be chosen to control

rise time.

Note: A Power-on Reset will result in resetting the

following control bits to '0': OFIE, AFE, ABE,

SQWE, FT, WDS, BMB0-BMB4, RB0, RB1, TIE1,

and TIE2 (see Table 13., page 34).

Reset Inputs (RSTIN1 & RSTIN2)

The M41ST87Y/W provides two independent in-

puts which can generate an output reset. The

function of these resets is identical to a reset gen-

erated by a power cycle. Table 10 and Figure 26

illustrate the AC reset characteristics of this func-

tion. Pulses shorter than tR1 and tR2 will not gener-

ate a reset condition. RSTIN1 and RSTIN2 are

each internally pulled up to VCC through a 100kΩ

resistor.

Figure 26. RSTIN1 & RSTIN2 Timing Waveforms

RSTIN1

tR1

RSTIN2

RST

tR2

Hi-Z

trec

Hi-Z

trec

AI07072

Table 10. Reset AC Characteristics

Symbol

Parameter(1)

Min

Max

tR1(2)

RSTIN1 Low to RST Low (min pulse width)

100

200

tR2(2)

RSTIN2 Low to RSTIN2 High (min pulse width)

100

200

trec(3)

RSTIN1 or RSTIN2 High to RST High

96

98(3)

Note: 1. Valid for Ambient Operating Temperature: TA = –40 to 85°C; VCC = 4.5 to 5.5V or 2.7 to 3.6V (except where noted).

2. Pulse widths of less than 100ns will result in no RESET (for noise immunity).

3. Programmable (see Table 12., page 33). Same function as Power-on Reset.

Unit

ns

ns

ms

31/42

Share Link: