ML9092-02 View Datasheet(PDF) - LAPIS Semiconductor Co., Ltd.
Part Name
Description
MFG CO.
'ML9092-02' PDF : 66 Pages View PDF
LAPIS Semiconductor
FEDL9092-01
ML9092-01/02/03/04
Clock Synchronous Serial Continuous Data Transfer Example (READ)
Transfer start
CS
Transfer complete
*2
1 2 8 9 10 11 15 16 17 18 23 24 41 42 47 48
CP
DI/O
Instruction code READ DATA1 READ DATA2 READ DATA5
Input state
Output state
*2: A reading state appears only when the R/W bit is “1”. The read data is valid only when the register
is set to key scan read mode, rotary encoder read mode or display data read mode. Otherwise,
the read data is invalid (undefined data will be read out).
35/66
Share Link: 
