MPC8349VVAGDB View Datasheet(PDF) - Freescale Semiconductor

Part Name

Description

MFG CO.

MPC8349VVAGDB

PowerQUICC II Pro Integrated Host Processor Hardware Specifications

Freescale Semiconductor 

Prev 31 32 33 34 35 36 37 38 39 40 Next

Local Bus

LSYNC_IN

T1

T3

GPCM Mode Output Signals:

LCS[0:7]/LWE

tLBKHOV1

UPM Mode Input Signal:

LUPWAIT

Input Signals:

LAD[0:31]/LDP[0:3]

UPM Mode Output Signals:

LCS[0:7]/LBS[0:3]/LGPL[0:5]

tLBKHOV1

tLBKHOZ1

tLBIVKH2

tLBIVKH1

tLBKHOZ1

tLBIXKH2

tLBIXKH1

Figure 23. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Enabled)

LCLK

T1

T3

GPCM Mode Output Signals:

LCS[0:7]/LWE

tLBKLOV

UPM Mode Input Signal:

LUPWAIT

Input Signals:

LAD[0:31]/LDP[0:3]

(DLL Bypass Mode)

UPM Mode Output Signals:

LCS[0:7]/LBS[0:3]/LGPL[0:5]

tLBKLOV

tLBKHOZ

tLBIVKH

tLBIXKH

tLBIVKH

tLBKHOZ

tLBIXKH

Figure 24. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 2 (DLL Bypass Mode)

MPC8349EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 13

Freescale Semiconductor

39

Share Link: