MSM66577L View Datasheet(PDF) - Oki Electric Industry
Part Name
Description
MFG CO.
'MSM66577L' PDF : 34 Pages View PDF
1Semiconductor
PEDL66577-01
MSM66577 Family
External data memory control
Parameter
Cycle time
Clock pulse width (HIGH level)
Clock pulse width (LOW level)
RD pulse width
WR pulse width
RD pulse delay time
WR pulse delay time
Address setup time
Address hold time
Read data setup time
Read data hold time
Read data access time
Write data setup time
Write data hold time
Symbol
tcyc
tφWH
tφWL
tRW
tWW
tRD
tWD
tAS
tAH
tRS
tRH
tACC
tWS
tWH
tcyc
Condition
fOSC = 30 MHz
CL = 50 pF
(VDD = 4.5 to 5.5 V, Ta = –30 to +70°C)
Min.
Max.
Unit
33.3
—
13
—
13
—
2 tφ – 15
—
2 tφ – 15
—
—
45
—
45
ns
tφ – 25
—
tφ – 3
—
25
—
0
—
—
3tφ –65
2tφ – 30
—
tφ – 3
—
Note: tφ = tcyc/2
CPUCLK
RD
A0 to A19
D0 to D7
WR
A0 to A19
D0 to D7
tφWH
tφWL
tRD
tRW
RAP0 to 19
tAS
tAH
DIN0 to 7
tACC
tRS
tRH
tWD
tWW
RAP0 to 19
tAS
tAH
DOUT0 to 7
tWS
tWH
Bus timing during no wait cycle time
15/34
Share Link: 
