MT48LC8M32B2B5-6 View Datasheet(PDF) - Micron Technology

Part Name

Description

MFG CO.

MT48LC8M32B2B5-6

SYNCHRONOUS DRAM

Micron Technology 

Prev 31 32 33 34 35 36 37 38 39 40 Next

PRELIMINARY

256Mb: x32

SDRAM

INITIALIZE AND LOAD MODE REGISTER

CLK

CKE

COMMAND

T0

((

))

tCKS tCKH

((

))

((

))

tCMS tCMH

((

))

((

NOP

))

T1

tCK

Tn + 1

((

))

((

tCH

))

((

))

((

))

tCMS tCMH tCMS tCMH

((

))

PRECHARGE ( (

))

AUTO

REFRESH

((

))

((

))

((

))

((

))

NOP( ( NOP

))

To + 1

tCL

AUTO

REFRESH

((

))

((

))

((

))

((

))

NOP( ( NOP

))

Tp + 1

LOAD MODE

REGISTER

((

((

DQM 0-3

))

))

((

((

))

))

((

))

A0-A9, A11 ( (

))

((

A10

))

((

))

((

))

((

))

ALL BANKS ( (

))

((

SINGLE BANK ) )

((

))

BA0, BA1 ( (

))

DQ

((

))

T = 100µs

(MIN)

High-Z

((

ALL

))

BANKS ( (

))

((

))

tRP

((

))

((

))

((

))

((

))

((

))

((

))

((

))

((

))

tRFC

((

))

((

))

tAS tAH

((

))

((

CODE

))

tAS tAH

((

))

((

CODE

))

((

))

((

))

tRFC

Tp + 2

NOP

tMRD

Tp + 3

ACTIVE

ROW

ROW

BANK

Power-up:

VDD and

CK stable

Precharge

all banks

AUTO REFRESH

AUTO REFRESH

NOTE: 1. The Mode Register may be loaded prior to the AUTO REFRESH cycles if desired.

2. Outputs are guaranteed High-Z after command is issued.

Program Mode Register 1, 2

DON’T CARE

UNDEFINED

09005aef80cd8e48

256MbSDRAMx32.p65 – Rev. B; Pub. 03/04

37

Micron Technology, Inc., reserves the right to change products or specifications without notice.

©2003 Micron Technology, Inc.

Share Link: