MT48LC8M32B2B5-6 View Datasheet(PDF) - Micron Technology

Part Name

Description

MFG CO.

MT48LC8M32B2B5-6

SYNCHRONOUS DRAM

Micron Technology 

Prev 31 32 33 34 35 36 37 38 39 40 Next

PRELIMINARY

256Mb: x32

SDRAM

POWER-DOWN MODE1

T0

CLK

T1

tCK

T2

tCL

((

))

tCH

tCKS

((

))

CKE

((

tCKS tCKH

))

tCMS tCMH

((

COMMAND PRECHARGE

NOP

NOP

))

((

))

((

DQM 0-3

))

((

))

((

A0-A9, A11

))

((

))

ALL BANKS

((

A10

))

((

SINGLE BANK

))

tAS tAH

((

))

BA0, BA1

BANK(S)

((

))

High-Z

DQ

Precharge all

active banks

Two clock cycles

All banks idle, enter

power-down mode

((

))

Input buffers gated off while in

power-down mode

Exit power-down mode

Tn + 1

tCKS

Tn + 2

NOP

ACTIVE

ROW

ROW

BANK

All banks idle

DON’T CARE

UNDEFINED

NOTE: 1. Violating refresh requirements during power-down may result in a loss of data.

09005aef80cd8e48

256MbSDRAMx32.p65 – Rev. B; Pub. 03/04

38

Micron Technology, Inc., reserves the right to change products or specifications without notice.

©2003 Micron Technology, Inc.

Share Link: