PCF8536AT/1 View Datasheet(PDF) - NXP Semiconductors.

Part Name

Description

MFG CO.

PCF8536AT/1

Universal LCD driver for low multiplex rates including a 6 channel PWM generator

NXP Semiconductors. 

Prev 41 42 43 44 45 46 47 48 49 50 Next

NXP Semiconductors

PCF8536

Universal LCD low multiplex driver with 6 channel PWM generator

9.2.7 I2C-bus slave address

Device selection depends on the I2C-bus slave address. Two different I2C-bus slave

addresses can be used to address the PCF8536 (see Table 37).

Table 37. I2C slave address

Slave address

Bit

7

6

5

4

3

2

1

0

MSB

LSB

Slave address

0

1

1

1

0

0

A0

R/W

The least significant bit of the slave address byte is bit R/W. Bit 1 of the slave address is

defined by connecting the input A0 to either VSS (logic 0) or VDD (logic 1). Therefore, two

instances of PCF8536 can be distinguished on the same I2C-bus.

9.2.8 I2C-bus protocol

The I2C-bus protocol is shown in Figure 36. The sequence is initiated with a START

condition (S) from the I2C-bus master which is followed by one of the two PCF8536 slave

addresses available. All PCF8536 with the corresponding A0 level acknowledge in

parallel to the slave address, but any PCF8536 with the alternative A0 level ignore the

whole I2C-bus transfer.

After acknowledgement, a control byte follows (see Section 9.1 on page 46).

The display bytes are stored in the display RAM at the address specified by the RAM data

pointer and PWM data is stored at the address pointed to by the PWM data pointer.

The acknowledgement after each byte is made only by the addressed PCF8536. After the

last data byte, the I2C-bus master issues a STOP condition (P). Alternatively a START

may be issued to RESTART an I2C-bus access.

R/W = 0

slave address

control byte

S

0

1

1

1

0

0

A

0

A

C

R

S

R

S

0

O1 0

RAM/command byte

M

L

AS

SP

B

B

EXAMPLES

a) transmit two byte of RAM data

S0

1

1

1

00

A

0

0

A

0

0

1

A RAM DATA A RAM DATA A P

b) transmit two command bytes

S

0

1

1

1

0

0

A

0

0

A

1

0

0

A COMMAND A 0 0 0

c) transmit one command byte and two RAM date bytes

S

0

1

1

1

0

A

1

A

0

0

A

1

0

0

A COMMAND

A0 0 1

Fig 36. I2C-bus protocol write mode

A COMMAND A P

A RAM DATA A RAM DATA A P

013aaa462

PCF8536

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 1 — 6 October 2011

© NXP B.V. 2011. All rights reserved.

49 of 74

Share Link: