Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

QL6325-E-6PTN280C View Datasheet(PDF) - QuickLogic Corporation

Part Name
Description
MFG CO.
QL6325-E-6PTN280C
QuickLogic
QuickLogic Corporation QuickLogic
'QL6325-E-6PTN280C' PDF : 56 Pages View PDF
QL6325E Eclipse-E Data Sheet Rev. F
Pin
VDED
VDED2
VPUMP
Table 25: PT280 and PS484 Pin Descriptions (Continued)
Direction
Function
Description
I No connect
This pin may be left unconnected. See pin VCCIO(C) for
more information.
These pins specify the input voltage tolerance for the JTAG
input pins. The legal range for VDED2 is between 1.71 V and
I
Voltage tolerance for JTAG pins 3.6 V. These do not specify output voltage of the JTAG output,
(TDI, TMS, TCK, and TRSTB) TDO. Refer to the VCCIO(C) pin section for specifying the
JTAG output voltage. VDED2 must be equal to or greater than
VCCIO(C).
I Charge Pump Disable
This pin disables the internal charge pump for lower static
power consumption. To disable the charge pump, connect
VPUMP to 3.3 V. If the Disable Charge Pump feature is not
used, connect VPUMP to GND. For backwards compatibility
with Eclipse and EclipsePlus devices, connect VPUMP to
GND.
Table 26: PLLOUT Pin Supply Voltage
PLLOUT
VCCIO
PLLOUT(0)
PLLOUT(1)
PLLOUT(2)
VCCIO(E)
VCCIO(B)
VCCIO(A)
PLLOUT(3)
VCCIO(F)
42
•••
••
www.quicklogic.com
© 2005 QuickLogic Corporation
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]