QL7100-7PT208C View Datasheet(PDF) - QuickLogic Corporation
Part Name
Description
MFG CO.
'QL7100-7PT208C' PDF : 42 Pages View PDF
4/ (FOLSVH3OXV 'DWD 6KHHW 5HY $
CLK
D
tSU
tHL
Q
tCO
)LJXUH /RJLF &HOO )OLS)ORS 7LPLQJV²6HFRQG :DYHIRUP
Quad net
)LJXUH (FOLSVH3OXV *OREDO &ORFN 6WUXFWXUH
0
7DEOH (FOLSVH3OXV &ORFN 'HOD\
&ORFN 6RXUFH
3DUDPHWHUV
&ORFN 3HUIRUPDQFH
*OREDO
'HGLFDWHG
Logic Cells (Internal) Clock signal generated internally 1.51 ns (max)
Clock Pad
Clock signal generated externally 2.06 ns (max)
1.73 ns (max)
&ORFN 6HJPHQW
tPGCKa
tBGCK
WWWWWW ZZZTXLFNORJLFFRP
7DEOH (FOLSVH3OXV *OREDO &ORFN 'HOD\
3DUDPHWHU
0LQ
Global clock pin delay to quad net
-
Global clock tree delay (quad net to
flip-flop)
-
9DOXH
0D[
1.34 ns
0.56 ns
4XLFN/RJLF &RUSRUDWLRQ
Share Link: 
