SPEAR300-2 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

SPEAR300-2

Embedded MPU with ARM926 core, flexible memory support, powerful connectivity features and human machine interface

STMicroelectronics 

Prev 21 22 23 24 25 26 27 28 29 30 Next

SPEAr300

Architecture overview

2.22

Camera interface

The camera interface receives data from a sensor in parallel mode (8 to 14-bits) by storing a

full line in a buffer memory, then requesting a DMA transfer or interrupting the processor.

When all the lines of a frame are transferred, a frame sync interrupt is generated.

Main features:

● Supports both hardware synchronization (HSYNC and VSYNC signals) and embedded

synchronization (ITU656 or CSI2).

● Data carried by the bus can be:

– Raw Bayer10 (10-14 bits/pixel – 2 Bytes), Raw Bayer8 (8 bits/pixel – 1 Byte),

– YCbCr400 (1 Byte/pixel – 1 Byte), YCbCr422 (4 Bytes/ 2 pixels – 2*2 Bytes), 

YCbCr444 (3 Bytes/ pixel – 4 Bytes)

– RGB444 (2 Bytes/ pixel – 2 Bytes), RGB565 (2 Bytes/ pixel – 2 Bytes), 

RGB888 (3 Bytes/ pixel – 4 Bytes)

– JPEG compressed

● Data is stored in a 2048 x 32 buffer memory

● The camera interface can be assigned to two different set of pins. When using data

greater than 8-bits, it is not possible to use the MII interface.

● Max pixel clock frequency is 100 MHz

Doc ID 16324 Rev 2

23/83

Share Link: