TDA9112A View Datasheet(PDF) - STMicroelectronics
Part Name
Description
MFG CO.
'TDA9112A' PDF : 60 Pages View PDF
Sad1Fh/D3 - Ident
Device Identification bit.
If HBOutEn is at 1, the bit has no effect.
If HBOutEn is at 0, then
0: The value of Hlock status bit is 1
1: The value of Hlock status bit is 0
Sad1Fh/D4 - EWTrHSize
Tracking of all corrections contained in wave-
form on pin EWOut with Horizontal Size I²C-bus
register HSIZE.
0: Active
1: Not active
Sad1Fh/D5 - BSafeEn
B+ Output Safety Enable.
0: Disabled
1: Enabled, BOut goes off as soon as HLock
status of Horizontal PLL1 indicates “unlock”
TDA9112A
state. Retrieval of “lock” state will initiate
soft start mechanism of DC/DC controller
on BOut output.
Sad1Fh/D6 - BMute
B+ Output Mute.
0: Disabled
1: Enabled, BOut goes unconditionally off.
Programming this bit back to 0 will initiate
soft start mechanism of DC/DC controller
on BOut output.
Sad1Fh/D7 - ThrBlsense
Threshold on BISense input corresponding to
current limitation.
0: High
1: Low
Read-out flags
SadXX/D0 - VDet(68)
SadXX/D4 - HVPol
Flag indicating Detection of V synchronization
pulses on VSyn pin.
0: Not detected
1: Detected
SadXX/D1 - HVDet (68)
Flag indicating Detection of H or HV synchroni-
zation pulses applied on H/HVSyn pin. Once the
sync pulses are detected, the flag is set and
latched. Disappearance of the sync signal will
not lead to reset of the flag.
0: Not detected
1: Detected.
SadXX/D2 - VExtrDet (68)
Flag indicating Detection of Extracted Vertical
synchronization signal from composite H+V sig-
nal applied on H/HVSyn pin.
0: Not detected
1: Detected
SadXX/D3 - VPol
Flag indicating Polarity of V synchronization
pulses applied on VSyn pin with respect to mean
level of the sync signal.
0: Positive
1: Negative
Flag indicating Polarity of H or HV synchroniza-
tion pulses applied on H/HVSyn pin with respect
to mean level of the sync signal.
0: Positive
1: Negative
SadXX/D5 - XRayAlarm
Alarm indicating that an event of excessive volt-
age has passed on XRay pin. Can only be reset
to 0 through I²C-bus bit XRayReset or by power-
on reset.
0: No excess since last reset of the bit
1: At least one event of excess appeared
since the last reset of the bit, HOut inhibited
SadXX/D6 - VLock
Status of “Locking” or stabilizing of Vertical oscil-
lator amplitude to an internal reference by AGC
regulation loop.
0: Locked (amplitude stabilized)
1: Not locked (amplitude non-stabilized)
SadXX/D7 - HLock
Lock status of Horizontal PLL1.
0: Locked
1: Not locked
See also bit Ident (Sad1Fh/D3)
Note 68: This flag, by its value of 1, indicates an event of detection of at least one synchronization pulse since its last
reset (by means of the SDetReset I²C-bus bit). This is to be taken into account by application S/W in a way that
enough time (at least the period between 2 synchronization pulses of analyzed signal) must be provided
31/60
Share Link: 
