Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

VG4616321B View Datasheet(PDF) - Vanguard International Semiconductor

Part Name
Description
MFG CO.
VG4616321B
VIS
Vanguard International Semiconductor  VIS
'VG4616321B' PDF : 82 Pages View PDF
VIS
Preliminary
VG4616321B/VG4616322B
262,144x32x2-Bit
CMOS Synchronous Graphic RAM
CLK
COMMAND
T0
T1
T2
T3
NOP
WRITE A READ B
NOP
T4
T5
T6
T7
T8
NOP
NOP
NOP
NOP
NOP
CAS latency = 1
tCK1,DQ’s
DIN A0
DOUT B0 DOUT B1
DOUT B2
DOUT B3
CAS latency = 2
tCK2,DQ’s
CAS latency = 3
tCK3,DQ’s
DIN A0
don’t care
DOUT B0
DOUT B1
DOUT B2 DOUT B3
DIN A0
don’t care
don’t care
Input data for the write is masked
DOUT B0
DOUT B1
DOUT B2
DOUT B3
Input data must be removed from DQ’ s at least one clock
cycle before the Read data appears on the outputs to avoid
data contention
Write Interrupted by a Read (Burst Length = 4, CAS Latency = 1, 2, 3)
The BankPrecharge/PrechargeAll command that interrupts a write burst without auto pre-
charge function should be issued m cycles after the clock edge at which the last data-in element
is registered, where m equals tWR/tCK rounded up to the next whole number. In addition, the
DQM signals must be used to mask input data, starting with the clock edge following the last
data-in element and ending with the clock edge on which the BankPrecharge/PrechargeAll com-
mand is entered (refer to the following figure).
T0
CLK
DQM
COMMAND
WRITE
T1
T2
T3
T4
T5
T6
NOP
Precharge
tRP
NOP
NOP
Activate
NOP
ADDRESS
DQ
BANK
COLn
DIN
n
BANK (S)
tWR
DIN
n+1
ROW
:don’t care
Write to Precharge
When Burst-Read and Single-Write mode is selected , the write burst length is 1 regardless of the
read burst length (refer to Figures 21 and 22 in Timing Waveforms).
8 Block Write command
(RAS = “H” , CAS = “L” , WE = “L”, DSF = “H” , BS =Bank , A9 = “L” , A3-A7 = Column Address, DQ0-DQ31
= Column Mask)
The block writes are non-burst accesses that write to eight column locations simultaneously. A single
data value, which was previously loaded in the Color register, is written to the block of eight consecutive col-
umn locations addressed by inputs A3-A7. The information on the DQs which is registered coincident with
the Block Write command is used to mask specific column/byte combinations within the block . The mapping
of the DQ inputs to the column/byte combinations is shown in following table.
Document:1G5-0145
Rev.1
Page 12
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]