Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

VV6801C001 View Datasheet(PDF) - Vision

Part Name
Description
MFG CO.
'VV6801C001' PDF : 23 Pages View PDF
VISION VV6801/5801 PRELIMINARY CUSTOMER DATASHEET Rev 1.1
Preliminary
cd24082b.fm
09/09/98: PRELIMINARY
31
VISION VV6801/5801 PRELIMINARY CUSTOMER DATASHEET Rev 1.1
7.5.1 Full Resolution (‘Live Video’/Still Image Capture) Modes
Description
#t
PCK Cycles Time (us) @5MHz
SELREF [R] -Start of line
c0
0
0
CLAMP [R] (See note)
c1
1
0.2
EVEN [T]
c2
0
0
LCK [R]
c3
4
0.8
LCK [F]
c4
5
1
PXRD [R]
c5
34
6.8
COLSAM [R]
c6
COLSAM [F]
c7
CLAMP [F]
c8
SELREF [F]
c9
EC [R], PXRD[F] c10
LS [R] (even pixels) c11
LS [F] (even pixels) c12
AVO valid, even pixels start c13
AVO valid, even pixels end c14
EC [F] c15
LS [R] (odd pixels) c16
LS [F] (odd pixels) c17
35
204
205
206
y 207
208
r212
212.5
a726.5
728
729
in733
7
40.8
41
41.2
41.4
41.6
42.4
42.5
145.3
145.6
145.8
146.6
AVO valid, odd pixels start
AVO valid, odd pixels end
End of line
SELREF [R] -Start of next line
lim Setup times:
Line Length
EVEN[T] - LCK[R] setup time
LCK duration
e LCK[F] - PXRD[F]
PXRD[R] - COLsam[R] setup
rCOLsam duration
COLsam[R] - CLAMP [F]
PCLAMP[H] Duration
c18
c19
c21
c21-c0
c3-c2
c4-c3
c10-c4
c6-c5
c7-c6
c8-c7
c8-c1
733.5
1247.5
1251
1252
1252
4
1
202
1
169
1
204
146.7
249.5
250.2
250.4
250.4
0.8
0.2
40.4
0.2
33.8
0.2
40.8
SELRef[H] Duration c9-c0
206
41.2
SELRef overlap of CLAMP c1-c0,c9-c8
1
0.2
SELRef[F] - EC[R] c10-c9
1
0.2
COLsam[F] - EC[R] c10-c7
3
0.6
EC[T] - LS[R]: even c11-c10
1
0.2
EC[T] - LS[R]: odd c16-c15
1
0.2
LS[H] duration: even c12-c11
4
0.8
LS[H] duration: odd c17-c16
4
0.8
LS[F] to first valid even pixel c13-c12
0.5
0.1
LS[F] to first valid odd pixel c18-c17
0.5
0.1
Valid pixels: even c14-c13
514
102.8
Valid pixels: odd c19-c18
514
102.8
PXRD[F] - SELref[R] (next line) c21-c10
1044
208.8
Table 7.5 : Recommended Line timings
Note: CLAMP is asserted only during the clamping line, in the case of frame rate clampling, or during every
line, in the case of line rate clamping.
Note: All input signals should change on the Falling Edge of PCK, except LS (see Section 7.2).
cd24082b.fm
09/09/98: PRELIMINARY
32
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]