Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

XRT79L71_10 View Datasheet(PDF) - Exar Corporation

Part Name
Description
MFG CO.
'XRT79L71_10' PDF : 609 Pages View PDF
REV. P2.0.0
PIN NAME
RD/DS/WE
PRELIMINARY
XRT79L71
1-CHANNEL DS3/E3 CLEAR-CHANNEL FRAMERLIU COMBO - CC/HDLC ARCHITECTURE
Table 3: List and Brief Description of the Microprocessor Interface Pins
PIN/BALL
NUMBER
TYPE
DESCRIPTION
C15
I READ Strobe/Data Strobe:
The function of this input pin depends upon which mode the Microprocessor
Interface has been configured to operate in.
Intel-Asynchronous Mode - RD - READ Strobe Input:
If the Microprocessor Interface is operating in the Intel-Asynchronous Mode,
then this input pin will function as the RD (Active Low Read Strobe) input signal
from the Microprocessor. Once this active-low signal is asserted, then the
XRT79L71 will place the contents of the addressed register (or buffer location)
on the Microprocessor Interface Bi-directional data bus (D[7:0]). When this sig-
nal is negated, then the Data Bus will be tri-stated.
Motorola-Asynchronous (68K) Mode - DS - Data Strobe:
If the Microprocessor Interface is operating in the Motorola-Asynchronous Mode,
then this input pin will function as the DS (Data Strobe) input signal.
Power PC 403 Mode - WE - Write Enable Input:
If the Microprocessor Interface is operating in the Power PC 403 Mode, then this
input pin will function as the WE (Write Enable) input pin.
Anytime the Microprocessor Interface samples this active-low input signal (along
with CS and WR/R/W) also being asserted (at a logic low level) upon the rising
edge of PCLK, then the Microprocessor Interface will (upon the very same ris-
ing edge of PCLK) latch the contents on the Bi-Directional Data Bus (D[7:0])
into the "target" on-chip register or buffer location within the XRT79L71.
26
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]