Z8622912PSC View Datasheet(PDF) - Zilog
Part Name
Description
MFG CO.
'Z8622912PSC' PDF : 52 Pages View PDF
<
065% .KPG %%& &GEQFGT
ZiLOG
5'4+#. %1//70+%#6+105 +06'4(#%' %QPVKPWGF
Clock and Data Transitions. The SCK and SDA bus lines
are normally pulled High with a resistor. Data on the SDA
bus may only change during SCK Low time periods. Data
changes during SCK High periods indicate a start or stop
condition (Table 11) defined as:
Start Condition. A High-to-Low transition of SDA, with a SCK
High as a start condition which must precede any other command.
Stop Condition. A Low-to-High transition of SDA, with a SCK
High as a stop condition which terminates all communications.
tF
SCK
tSU.STA
tHD.STA
SDA (IN)
tHigh tLow
tHD.DAT
tSU.DAT
Acknowledge. All address and data words are serially transmitted
to and from the Z86229 in eight-bit words. The instance of a ninth
bit generates an acknowledge. The device acknowledges the data
by pulling the SDA bus Low during the ninth bit. A Not AC-
Knowledge (NACK) is given by SDA=High during the ninth
clock time.
tAA
tDH
SDA (OUT)
Figure 11. I2C Serial Timing
tR
tSU.STO
tBUF
5[ODQN
H5%-
V.19
V*KIJ
V4
V(
V##
V$7(
V*&56#
V5756#
V*&
V57
V57561
V&*
V+
Table 11. I2C Serial Timing Min/Max
2CTCOGVGT
%NQEM (TGSWGPE[
%NQEM 2WNUG 9KFVJ .QY
%NQEM 2WNUG 9KFVJ *KIJ
5&# CPF 5%. 4KUG 6KOG
5&# CPF 5%. (CNN 6KOG
%NQEM .QY VQ &CVC 1WV 8CNKF
$WU (TGG 6KOG
5VCTV *QNF 6KOG
5VCTV 5GV WR 6KOG
&CVC +P *QNF 6KOG
&CVC +P 5GV WR 6KOG
5VQR 5GV WR 6KOG
&CVC 1WV *QNF 6KOG
+PRWV (KNVGT 6KOG %QPUVCPV
/KP
/CZ
7PKVU
M*\
µU
µU
µU
PU
µU
µU
µU
µU
µU
PU
µU
PU
PU
SPI Bus Operation
When the SMS pin is High, the Z86229 is in the SPI serial
control mode. The clock line should be tied to the SCK pin.
The DATA IN signal and DATA OUT signal from the mas-
ter device should be connected to the SDA and SDO pins,
respectively. The SEN pin is used to select the Z86229 when
there are multiple peripherals on the bus.
As noted above, when both the SMS and SEN pins are Low,
the part is in the RESET state. When the SPI bus is used in
a dedicated fashion between the master and the Z86229,
both the SEN and SMS pins would be tied High. The RESET
function would require that both of these pins be tied to the
NReset signal. To ensure synchronization, the master de-
vice should send the serial synchronization signal after the
reset is released.
When the SPI mode is used in a multiple peripheral envi-
ronment, the SEN pin is used as the Z86229 enable signal.
The SMS could then be used for the NReset signal as long
as the reset was only applied while SEN is Low. In this case,
there would be no requirement for the master device to send
a serial synchronization string after reset if there was at least
100 ns between the end of the reset and the start of the port
enable.
24'.+/+0#4;
&5
Share Link: 
