Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ACS8510 View Datasheet(PDF) - Semtech Corporation

Part Name
Description
MFG CO.
'ACS8510' PDF : 69 Pages View PDF
ACS8510 Rev2.1 SETS
ADVANCED COMMUNICATIONS
Table 12. Register Map Description (continued).
Addr. Parameter Name
(Hex)
Description
cnfg_ref_selection_priority
1C (continued)
Bits (7:4) Programmed priority of input reference source <I_10>
Bits (3:0) Programmed priority of input reference source <I_9>
Bits (7:4) Programmed priority of input reference source <I_12>
1D
Bits (3:0) Programmed priority of input reference source <I_11>
Bits (7:4) Programmed priority of input reference source <I_14>
1E
Bits (3:0) Programmed priority of input reference source <I_13>
cnfg_ref_source_frequency This register is used to set up each of the 14 input reference sources.
FINAL
Default
Value (bin)
10111010
11010001
(MSTSLVB=0)
11011100
(MSTSLVB=1)
11111110
Bits (7:6) of each byte defines the operation undertaken on the input frequency, in accordance
with the following key:
00
The input frequency is fed directly into the DPLL. (default).
01
The input frequency is internally divided down to 8 kHz, before being fed into the
DPLL. (For high jitter tolerance).
10
Unsupported configuration - do not use.
11
Uses the division coefficient stored in registers 46 and 47 (cnfg_freq_divn) to
divide the input by this value prior to being fed into the DPLL. The frequency
monitors must be disabled. The divided down frequency should equal 8 kHz. The
frequency (3:0) should be set to the nearest spot frequency just below the actual
input frequency. The DivN feature works for input frequencies between 1.544 MHz
and 100 MHz.
Bits (5:4) define which leaky bucket group (0-3) is used, as defined in registers 50 to 5F.
(default 00).
Bits (3:0) defines the frequency of the reference source in accordance with the following:
0000
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
8 kHz (fixed <I_1>, <I_2>, default <I_3>, <I_4>)
1.544 MHz (SONET)/2.048 MHz (SDH) (as defined by register 34, bit 2)
(default <I_12>, <I_13>, <I_14>)
6.48 MHz (default <I_11> when MSTSLVB = 1)
19.44 MHz (default <I_11> when MSTSLVB=0, and <I_5>, <I_6>, <I_7>, <I_8>,
<I_9>, <I_10>)
25.92 MHz
38.88 MHz
51.84 MHz
77.76 MHz
155.52 MHz
2 kHz
4 kHz
20
Frequency of reference source <I_1> - fixed at 00000000 for 8kHz only
00000000
21
Frequency of reference source <I_2> - fixed at 00000000 for 8kHz only
00000000
22
Frequency of reference source <I_3>
00000000
23
Frequency of reference source <I_4>
00000000
24
Frequency of reference source <I_5>
00000011
25
Frequency of reference source <I_6>
00000011
26
Frequency of reference source <I_7>
00000011
27
Frequency of reference source <I_8>
28
Frequency of reference source <I_9>
29
Frequency of reference source <I_10>
2A
Frequency of reference source <I_11>
00000011
00000011
00000011
00000010
(MSTSLVB=0)
00000011
(MSTSLVB=1)
Revision 2.00/September 2003 Semtech Corp.
30
www.semtech.com
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]