ADSP-21469KBZ-ENG2 View Datasheet(PDF) - Analog Devices
Part Name
Description
MFG CO.
'ADSP-21469KBZ-ENG2' PDF : 56 Pages View PDF
ADSP-21469/ADSP-21469W
Interrupts
The following timing specification applies to the FLAG0,
FLAG1, and FLAG2 pins when they are configured as IRQ0,
IRQ1, and IRQ2 interrupts as well as the DAI_P20-1 and
DPI_P14-1 pins when they are configured as interrupts.
Table 17. Interrupts
Parameter
Timing Requirement
tIPW
IRQx Pulse Width
DAI_P20-1
DPI_P14-1
FLAG2-0
(IRQ2-0)
tIPW
Figure 9. Interrupts
Core Timer
The following timing specification applies to FLAG3 when it is
configured as the core timer (CTIMER).
Table 18. Core Timer
Parameter
Min
Switching Characteristic
tWCTIM
CTIMER Pulse Width
TBD
Preliminary Technical Data
Min
Max
Unit
TBD
TBD
ns
Max
Unit
TBD
ns
FLAG3
(CTIMER)
tW CT IM
Figure 10. Core Timer
Timer PWM_OUT Cycle Timing
The following timing specification applies to Timer0 and
Timer1 in PWM_OUT (pulse-width modulation) mode. Timer
signals are routed to the DPI_P14–1 pins through the DPI SRU.
Therefore, the timing specifications provided below are valid at
the DPI_P14–1 pins.
Table 19. Timer PWM_OUT Timing
Parameter
Min
Max
Unit
Switching Characteristic
tPWMO
Timer Pulse Width Output
TBD
TBD
ns
DPI_P14-1
(TIMER1-0)
tPWMO
Figure 11. Timer PWM_OUT Timing
Rev. PrB | Page 24 of 56 | November 2008
Share Link: 
