Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

ADSP-BF526KBCZ-4X View Datasheet(PDF) - Analog Devices

Part Name
Description
MFG CO.
ADSP-BF526KBCZ-4X
ADI
Analog Devices ADI
'ADSP-BF526KBCZ-4X' PDF : 80 Pages View PDF
ADSP-BF522/523/524/525/526/527
ABSOLUTE MAXIMUM RATINGS
Stresses greater than those listed in the table may cause perma-
nent damage to the device. These are stress ratings only.
Functional operation of the device at these or any other condi-
tions greater than those indicated in the operational sections of
this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device
reliability.
Parameter
Rating
Internal Supply Voltage (VDDINT),
–0.3 V to +1.26 V
for ADSP-BF523/525/527 processors
Internal Supply Voltage (VDDINT),
TBD V to TBD V
for ADSP-BF522/524/526 processors
External (I/O) Supply Voltage
( VDDEXT/VDDMEM)
Input Voltage1, 2
Input Voltage1, 2, 3
Input Voltage1, 2, 4
–0.3 V to +3.8 V
–0.5 V to +3.6 V
–0.5 V to +5.5 V
–0.5 V to +5.25 V
Output Voltage Swing
Load Capacitance5
IOH/IOL Current per Pin Group6
Storage Temperature Range
–0.5 V to
VDDEXT /VDDMEM+ 0.5 V
200 pF
80 mA (max)
–65°C to +150°C
Junction Temperature Underbias
+110°C
1 Applies to 100% transient duty cycle. For other duty cycles see Table 26.
2 Applies only when VDDEXT is within specifications. When VDDEXT is outside speci-
fications, the range is VDDEXT ± 0.2 Volts.
3 Applies to balls SCL and SDA.
4 Applies to balls USB_DP, USB_DM, and USB_VBUS.
5 For proper SDRAM controller operation, the maximum load capacitance is 50 pF
(at 3.3 V) or 30 pF (at 2.5 V) for ADDR19–1, DATA15–0, ABE1–0/SDQM1–0,
CLKOUT, SCKE, SA10, SRAS, SCAS, SWE, and SMS.
6 For more information, see description preceeding Table 28.
Table 26. Maximum Duty Cycle for Input Transient Voltage1
VIN Min (V)
TBD
VIN Max (V)
TBD
Maximum Duty Cycle
100 %
TBD
TBD
40%
TBD
TBD
25%
TBD
TBD
15%
TBD
TBD
10%
1 Applies to all signal balls with the exception of CLKIN, XTAL,
VROUT/EXT_WAKE1.
When programming OTP memory on the ADSP-
BF522/524/526 processors, the VPPOTP ball must be set to the
write value specified in the Operating Conditions for ADSP-
BF522/524/526 on Page 27. There is a finite amount of cumula-
tive time that the write voltage may be applied (dependent on
voltage and junction temperature) to VPPOTP over the lifetime
of the part. Therefore, maximum OTP memory programming
Preliminary Technical Data
time for the ADSP-BF522/524/526 processors is shown in
Table 27. The ADSP-BF523/525/527 processors do not have a
similar restriction.
Table 27. Maximum OTP Memory Programming Time for
ADSP-BF522/524/526 Processors
Temperature (TJ)
VPPOTP Voltage (V) 25°C 85°C 110°C
6.9
tbd sec tbd sec tbd sec
7.0
2400 sec tbd sec tbd sec
7.1
1000 sec tbd sec tbd sec
125°C
tbd sec
tbd sec
tbd sec
The Absolute Maximum Ratings table specifies the maximum
total source/sink (IOH/IOL) current for a group of pins. Perma-
nent damage can occur if this value is exceeded. To understand
this specification, if pins PH4, PH3, PH2, PH1, and PH0 from
group 1 in the Total Current Pin Groups table, each were sourc-
ing or sinking 2 mA each, the total current for those pins would
be 10 mA. This would allow up to 70 mA total that could be
sourced or sunk by the remaining pins in the group without
damaging the device. For a list of all groups and their pins, see
the Total Current Pin Groups table. Note that the VOL and VOL
specifications have separate per-pin maximum current require-
ments, see the Electrical Characteristics For ADSP-
BF522/524/526 Processors and Electrical Characteristics For
ADSP-BF523/525/527 Processors tables.
Table 28. Total Current Pin Groups
Group
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
Pins in Group
PH4, PH3, PH2, PH1, PH0, PF15, PF14, PF13
PF12, SDA, SCL, PF11, PF10, PF9, PF8, PF7
PF6, PF5, PF4, PF3, PF2, PF1, PF0, PPI_FS1
PPI_CLK, PG15, PG14, PG13, PG12, PG11, PG10, PG9
PG8, PG7, PG6, PG5, PG4, BMODE3, BMODE2, BMODE1
BMODE0, PG3, PG2, PG1, PG0, TDI, TDO, EMU,
TCK, TRST, TMS,
DATA15, DATA14, DATA13, DATA12, DATA11, DATA10
DATA9, DATA8, DATA7, DATA6, DATA5, DATA4
DATA3, , DATA2, , DATA1, , DATA0, ADDR19, ADDR18
ADDR17, ADDR16, ADDR15, ADDR14, ADDR13
ADDR12, ADDR11, ADDR10, ADDR9, ADDR8, ADDR7
ADDR6, ADDR5, ADDR4, ADDR3, ADDR2, ADDR1
ABE1, ABE0, SA10, SWE, SCAS, SRAS
SMS, SCKE, ARDY, AWE, ARE, AOE
AMS3, AMS2, AMS1, AMS0, CLKOUT
Rev. PrG | Page 36 of 80 | February 2009
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]