Qdatasheet_Logo
Integrated circuits, Transistor, Semiconductors Search and Datasheet PDF Download Site

CL-PD6833-QC-A View Datasheet(PDF) - Cirrus Logic

Part Name
Description
MFG CO.
CL-PD6833-QC-A
Cirrus-Logic
Cirrus Logic Cirrus-Logic
'CL-PD6833-QC-A' PDF : 216 Pages View PDF
CL-PD6833
PCI-to-CardBus Host Adapter
The CL-PD6833 supports two classes of interrupts:
q Socket or card functional interrupts (initiated by the PC Card activating its RDY/-IREQ signal)
q Management interrupts (triggered by changes in PC Card status)
There are four changes in PC Card status that can be programmed to cause management interrupts:
q Card insertion or removal
q Battery dead indicator (BVD1) or I/O-type card status change (-STSCHG)
q Battery warning indicator (BVD2) change on a memory-type card
q Ready (RDY) status change on a memory-type card
Any interrupt from either class of interrupts can be steered by the CL-PD6833 to any interrupt output. This
is useful because IRQ-type interrupts in PC-compatible systems are not generally shared by hardware.
Therefore, each device in the system using IRQ-type interrupts must have a unique interrupt line. Addi-
tionally, many software applications assume that certain I/O devices use specific IRQ signals. To allow PC
Cards with differing I/O functionality to be connected to appropriate non-conflicting IRQ locations, the
CL-PD6833 can steer the interrupt signal from a PC Card to any one of ten interrupt outputs.
The CL-PD6833 provides four pins for interrupts. These pins have multiple functionality to allow the
CL-PD6833 to output a number of specific interrupts, depending on which of four interrupt signalling
modes is selected:
q PC/PCI Interrupt Signalling mode
q External-Hardware Interrupt Signalling mode
q PCI/Way Interrupt Signalling mode
q PCI Interrupt Signalling mode
The Interrupt Signalling mode is usually established during power-on reset by the level of pins 133
(LED_OUT*/HW_SUSPEND#) and 128 (SPKR_OUT*), but it can also be set by writing to bits 1:0 of the
Misc Control 3 register (memory offset 925h). Refer to Table 3-3 for the interrupt signalling mode
configuration.
Table 3-3. Interrupt Signalling Mode Configuration
Mode
PC/PCI
External-Hardware
PCI/Way
PCI
LED_OUT*/
HW_SUSPEND#
(Pin 133)
Pull-down
Pull-down
Pull-up
Pull-up
SPKR_OUT*
(Pin 128)
Pull-down
Pull-up
Pull-down
Pull-up
Misc Control 3
Bit 1
0
0
1
1
Bit 0
0
1
0
1
Note that depending on the mode, the INTB#/RI_OUT* pin can be configured to function as a ring indica-
tor output (RI_OUT*) to an 80360-type chip set’s -RI input. When configured in Ring Indicate mode by
programming bit 7 of the Misc Control 2 register (memory offset 81Eh) to ‘1’, outputs from an I/O-type
card’s -STSCHG pin1 are passed through to the INTB#/RI_OUT* pin of the CL-PD6833.
NOTE: This does not apply if the CL-PD6833 is programmed for PME.
1 Interrupt and General Control register bits 5 and 7 must be set to ‘1’s for a socket interface to accept an -RI input.
June 1998
ADVANCE DATA BOOK v0.3
31
INTRODUCTION TO THE CL-PD6833
Share Link: GO URL

All Rights Reserved © qdatasheet.com  [ Privacy Policy ] [ Contact Us ]