CL-PS7110
Low-Power System-on-a-Chip
Table 3-7 defines the bus width field. Note that the effect of this field is dependent on the BOOT8BIT bit,
which can be read in the SYSFLG register. All bits in the Memory Configuration register are cleared by a
system reset and the state of the BOOT8BIT bit is determined by the Port E bit 0 pin on the CL-PS7110
during power-on reset. Pulling Port E bit 0 either low or high during power-on reset allows the CL-PS7110
to boot from either 32-bit-wide or 8-bit-wide ROMs.
Table 3-7. Values of the Bus Width Field
Bus Width
Field
00
01
10
11
00
01
10
11
BOOT8BIT
0
0
0
0
1
1
1
1
Expansion Transfer
Mode
32-bit-wide bus access
16-bit-wide bus access
8-bit-wide bus access
PCMCIA mode
8-bit-wide bus access
PCMCIA mode
32-bit-wide bus access
16-bit-wide bus access
Port E Bit 0 During Power-On
Reset
Low
Low
Low
Low
High
High
High
High
When the bus width field is programmed to PCMCIA mode, the bus width and bus conversion is defined
by the state of A27 and A26. Table 3-8 defines the bus width and bus conversion for values of A27 and
A26. Word bus conversion converts an ARM 32-bit word access into a series of byte or 16-bit accesses.
A special case is 16-bit I/O accesses (A26 and A27 high). In this case 32-bit ARM word accesses are not
converted into two 16-bit access, this allows individual 16-bit register access. In this mode, D16 to D31 is
invalid and the output expansion address bit 1 is selected by the value of A25. The CL-PS7110 always
outputs ‘0’ on expansion address bit 25, that is, in 16-bit I/O mode, processor address bit 25 becomes
PCMCIA address bit 1, and PCMCIA address bit 25 is ‘0’, limiting the 16-bit I/O address space to 32
Mbytes.
Table 3-8. PCMCIA Mode Bus Width
A26 A27
0
0
1
0
0
1
1
1
Bus
Width
8 bits
16 bits
8 bits
16 bits
Word Bus
Conversion
PCMCIA Memory Area
Yes
8-bit attribute memory access
Yes
16-bit common memory access
Yes
8-bit I/O access
No
16-bit I/O access (see above)
48
PROGRAMMING INTERFACE
May 1997
DATA BOOK v1.5