CL-PS7110-VI-A View Datasheet(PDF) - Cirrus Logic
Part Name
Description
MFG CO.
'CL-PS7110-VI-A' PDF : 82 Pages View PDF
CL-PS7110
Low-Power System-on-a-Chip
3.2.31 MCEOI — Media Changed End of Interrupt
A write to this location clears the interrupt generated by a rising edge of the MEDCHG input pin.
3.2.32 TEOI — Tick End of Interrupt Location
A write to this location clears the current pending tick interrupt and watchdog interrupt.
3.2.33 TC1EOI TC1 — End of Interrupt Location
A write to this location clears the under-flow interrupt generated by TC1.
3.2.34 TC2EOI TC2 — End Of Interrupt Location
A write to this location clears the under-flow interrupt generated by TC2.
3.2.35 RTCEOI — RTC Match End Of Interrupt
A write to this location clears the RTC match interrupt.
3.2.36 UMSEOI — UART Modem Status Changed End of Interrupt
A write to this location clears the modem status changed interrupt.
3.2.37 COEOI — Codec End of Interrupt Location
A write to this location clears the sound interrupt (CSINT).
3.2.38 HALT — Enter Idle State Location
A write to this location places the system into the idle state by halting the clock to the processor until an
interrupt is generated. A write to this location while there is an active interrupt has no effect. If the idle
state is entered with no interrupts enabled, there is no mechanism for exiting the state except for a system
reset.
3.2.39 STDBY — Enter Standby State Location
A write to this location places the system into the standby state by halting the main oscillator. It automat-
ically switches the DRAMs to self-refresh if the RFSHEN bit is set in the DRAM Refresh Period register.
All transitions to the standby state are synchronized with DRAM cycles. A write to this location while there
is an active interrupt has no effect.
May 1997
DATA BOOK v1.5
59
PROGRAMMING INTERFACE
Share Link: 
