DM9008C View Datasheet(PDF) - Davicom Semiconductor, Inc.
Part Name
Description
MFG CO.
'DM9008C' PDF : 52 Pages View PDF
DM9008C
Ethernet Controller with General Processor Interface
6.13 EEPROM & PHY Address Register ( 0CH )
Bit
Name
Default
Description
7:6
PHY_ADR
P01,RW
PHY Address bit 1 and 0, the PHY address bit [4:2] is force to 0. Force to 01 in
application.
5:0
EROA
P0,RW EEPROM Word Address or PHY Register Number.
6.14 EEPROM & PHY Data Register (EE_PHY_L:0DH EE_PHY_H:0EH)
Bit
Name
Default
Description
7:0
EE_PHY_L
P0,RW
EEPROM or PHY Low Byte Data
The low-byte data read from or write to EEPROM or PHY.
7:0
EE_PHY_H
P0,RW
EEPROM or PHY High Byte Data
The high-byte data read from or write to EEPROM or PHY.
6.15 Wake Up Control Register ( 0FH ) (in 8-bit mode)
Bit
Name
Type
Description
7:6 RESERVED 0,RO Reserved
5
LINKEN
P0,RW
When set, it enables Link Status Change Wake up Event
This bit will not be affected after software reset
4
SAMPLEEN
P0,RW
When set, it enables Sample Frame Wake up Event
This bit will not be affected after software reset
3
MAGICEN
P0,RW
When set, it enables Magic Packet Wake up Event
This bit will not be affected after software reset
2
LINKST
P0,RO
When set, it indicates that Link Change and Link Status Change Event occurred
This bit will not be affected after software reset
1
SAMPLEST
P0,RO
When set, it indicates that the sample frame is received and Sample Frame Event
occurred. This bit will not be affected after software reset
0
MAGICST
P0,RO
When set, indicates the Magic Packet is received and Magic packet Event
occurred. This bit will not be affected after a software reset
6.16 Physical Address Register ( 10H~15H )
Bit
Name
Default
7:0
PAB5
E,RW Physical Address Byte 5 (15H)
7:0
PAB4
E,RW Physical Address Byte 4 (14H)
7:0
PAB3
E,RW Physical Address Byte 3 (13H)
7:0
PAB2
E,RW Physical Address Byte 2 (12H)
7:0
PAB1
E,RW Physical Address Byte 1 (11H)
7:0
PAB0
E,RW Physical Address Byte 0 (10H)
Description
6.17 Multicast Address Register ( 16H~1DH )
Bit
Name
Default
7:0
MAB7
X,RW Multicast Address Byte 7
7:0
MAB6
X,RW Multicast Address Byte 6
7:0
MAB5
X,RW Multicast Address Byte 5
7:0
MAB4
X,RW Multicast Address Byte 4
7:0
MAB3
X,RW Multicast Address Byte 3
7:0
MAB2
X,RW Multicast Address Byte 2
7:0
MAB1
X,RW Multicast Address Byte 1
7:0
MAB0
X,RW Multicast Address Byte 0
(1DH)
(1CH)
(1BH)
(1AH)
(19H)
(18H)
(17H)
(16H)
Description
Preliminary
19
Version: DM9008C-13-DS-P01
January 15, 2008
Share Link: 
