DM9010 View Datasheet(PDF) - Davicom Semiconductor, Inc.
Part Name
Description
MFG CO.
DM9010
Davicom Semiconductor, Inc.
'DM9010' PDF : 61 Pages View PDF
DM9010
Single Chip Ethernet Controller with General Processor Interface
1
1
reserved
66
EECK
O,PD Clock to EEPROM
67
EECS
O,PD Chip Select to EEPROM
This pin is also used as a strap pin to define the LED modes.
When it is pulled high, the LED mode is mode 1; Otherwise it is mode 0
Note: The pins EECS,EECK and EEDO are all have a pulled down resistor about 60k ohm internally
5.4 Clock Interface
21
X2_25M
O Crystal 25MHz Out
22
X1_25M
I Crystal 25MHz In
59
CLK20MO I/O,PD 20Mhz Clock Output
It is used as the clock signal for the external MII device’s clock is 20MHz
This pin has a pulled down resistor about 60k ohm internally.
When pin TEST5 state is high, this pin act as the system clock.
5.5 LED Interface
60
SPLED
61
FDLED
62
LKLED
O Speed LED
Its low output indicates that the internal PHY is operated in 100M/S, or it
is floating for the 10M mode of the internal PHY
O Full-duplex LED
In LED mode 1, Its low output indicates that the internal PHY is operated
in full-duplex mode, or it is floating for the half-duplex mode of the internal
PHY
In LED mode 0, Its low output indicates that the internal PHY is operated
in 10M mode, or it is floating for the 100M mode of the internal PHY
O Link / Active LED
In LED mode 1, it is the combined LED of link and carrier sense signal of
the internal PHY
In LED mode 0, it is the LED of the carrier sense signal of the internal
PHY only
5.6 10/100 PHY/Fiber
24
SD
25
26
27,28
29
30
31
32
33
34
BGGND
BGRES
RXVDD25
RXI+
RXI-
RXGND
TXGND
TXO+
TXO-
I Fiber-optic Signal Detect
PECL signal, which indicates whether or not the fiber-optic receive pair is
receiving valid levels
P Bandgap Ground
I/O Bandgap Pin
P Internal regulator 2.5V output for TP RX
I/O TP RX Input
I/O TP RX Input
P RX Ground
P TX Ground
I/O TP TX Output
I/O TP TX Output
Preliminary
13
Version: DM9010-17--DS-P04
Jan. 18, 2006
Share Link: 