LRS1383 View Datasheet(PDF) - Sharp Electronics

Part Name

Description

MFG CO.

LRS1383

Stacked Chip 32M Flash and 8M SRAM

Sharp Electronics 

Prev 71 72 73 74 75 76 77 78 79 80 Next

FUM00701

29

Bus

Operation

Command

Comments

Write

Full Chip

Erase

<First cycle>

Data=30H

Addr=X

<Second cycle>

Data=D0H

Addr=X

Read

Status Register Data

Addr=X

Standby

Check SR.7

1=WSM Ready

0=WSM Busy

Check the status after full chip erase.

Write FFH after the full chip erase to place device in read

array mode.

Bus

Operation

Command

Comments

Write

Read Status Data=70H

Register Addr=Within Partition

Read

Status Register Data

Addr=Within Partition

Standby

Check SR.7

1=WSM Ready

0=WSM Busy

Standby

Check SR.6

1=Block Erase Suspended

0=Block Erase Completed

Standby

Check SR.2

1=(Page Buffer) Program

Suspended

0=(Page Buffer) Program

Completed

Figure 6.1. Automated Full Chip Erase Flowchart

Appendix to Spec No.: MFM2-J13207 Model No.: LRS1383 March 1, 2001

Rev. 2.20

Share Link: