MPC8349VVAGDB View Datasheet(PDF) - Freescale Semiconductor

Part Name

Description

MFG CO.

MPC8349VVAGDB

PowerQUICC II Pro Integrated Host Processor Hardware Specifications

Freescale Semiconductor 

Prev 21 22 23 24 25 26 27 28 29 30 Next

Ethernet: Three-Speed Ethernet, MII Management

8.2.1.1 GMII Transmit AC Timing Specifications

Table 25 provides the GMII transmit AC timing specifications.

Table 25. GMII Transmit AC Timing Specifications

At recommended operating conditions with LVDD/OVDD of 3.3 V ± 10%.

Parameter/Condition

Symbol1

Min

Typ

Max

Unit

GTX_CLK clock period

tGTX

—

8.0

—

ns

GTX_CLK duty cycle

tGTXH/tGTX

43.75

—

56.25

%

GTX_CLK to GMII data TXD[7:0], TX_ER, TX_EN delay

tGTKHDX

0.5

—

5.0

ns

GTX_CLK clock rise time (20%–80%)

tGTXR

—

—

1.0

ns

GTX_CLK clock fall time (80%–20%)

tGTXF

—

—

1.0

ns

Notes:

1. The symbols for timing specifications follow the pattern t(first two letters of functional block)(signal)(state)(reference)(state) for inputs and

t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tGTKHDV symbolizes GMII transmit timing (GT)

with respect to the tGTX clock reference (K) going to the high state (H) relative to the time date input signals (D) reaching the

valid state (V) to state or setup time. Also, tGTKHDX symbolizes GMII transmit timing (GT) with respect to the tGTX clock

reference (K) going to the high state (H) relative to the time date input signals (D) going invalid (X) or hold time. In general,

the clock reference symbol is based on three letters representing the clock of a particular function. For example, the subscript

of tGTX represents the GMII(G) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate

letter: R (rise) or F (fall).

Figure 9 shows the GMII transmit AC timing diagram.

tGTX

tGTXR

GTX_CLK

TXD[7:0]

TX_EN

TX_ER

tGTXH

tGTXF

tGTKHDX

Figure 9. GMII Transmit AC Timing Diagram

8.2.1.2 GMII Receive AC Timing Specifications

Table 26 provides the GMII receive AC timing specifications.

Table 26. GMII Receive AC Timing Specifications

At recommended operating conditions with LVDD/OVDD of 3.3 V ± 10%.

Parameter/Condition

Symbol1

Min

Typ

RX_CLK clock period

RX_CLK duty cycle

RXD[7:0], RX_DV, RX_ER setup time to RX_CLK

RXD[7:0], RX_DV, RX_ER hold time to RX_CLK

tGRX

—

8.0

tGRXH/tGRX

40

—

tGRDVKH

2.0

—

tGRDXKH

0.5

—

Max

Unit

—

ns

60

%

—

ns

—

ns

MPC8349EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 13

24

Freescale Semiconductor

Share Link: