MPC8541CPXAJD View Datasheet(PDF) - Freescale Semiconductor

Part Name

Description

MFG CO.

MPC8541CPXAJD

PowerQUICC™ III Integrated Communications Processor Hardware Specifications

Freescale Semiconductor 

Prev 41 42 43 44 45 46 47 48 49 50 Next

Internal launch/capture clock

T1

T2

T3

T4

tLBKHKT

Local Bus

LCLK

GPCM Mode Output Signals:

LCS[0:7]/LWE

UPM Mode Input Signal:

LUPWAIT

Input Signals:

LAD[0:31]/LDP[0:3]

(DLL Bypass Mode)

tLBKLOV1

tLBKLOX1

tLBIVKH2

tLBIVKH1

tLBIXKH2

tLBIXKH1

tLBKLOZ1

UPM Mode Output Signals:

LCS[0:7]/LBS[0:3]/LGPL[0:5]

Figure 22. Local Bus Signals, GPCM/UPM Signals for LCCR[CLKDIV] = 4 or 8 (DLL Bypass Mode)

MPC8541E PowerQUICC™ III Integrated Communications Processor Hardware Specification, Rev. 4.2

Freescale Semiconductor

41

Share Link: