QL6325-E-6PTN280C View Datasheet(PDF) - QuickLogic Corporation

Part Name

Description

MFG CO.

QL6325-E-6PTN280C

FPGA Combining Performance, Density, and Embedded RAM

QuickLogic Corporation 

Prev 31 32 33 34 35 36 37 38 39 40 Next

QL6325E Eclipse-E Data Sheet Rev. F

Figure 38: Eclipse-E Output Register Cell Timing

H

H

tOUTHL

L

L

tOUTLH

H

H

Z

L

tPZH

Z

L

H

H

Z

Z

L

L

tPLZ

tPZL

tPHZ

Table 20: Output Slew Rates @ VCCIO = 3.3 V

Fast Slew

Slow Slew

Rising Edge

2.8 V/ns

1.0 V/ns

Falling Edge

2.86 V/ns

1.0 V/ns

Table 21: Output Slew Rates @ VCCIO = 2.5 V

Fast Slew

Slow Slew

Rising Edge

1.7 V/ns

0.6 V/ns

Falling Edge

1.9 V/ns

0.6 V/ns

Table 22: Output Slew Rates @ VCCIO = 1.8 V

Fast Slew

Slow Slew

Rising Edge

- V/ns

- V/ns

Falling Edge

- V/ns

- V/ns

34

•

•••

••

www.quicklogic.com

© 2005 QuickLogic Corporation

Share Link: