QL6325-E-6PTN280C View Datasheet(PDF) - QuickLogic Corporation
Part Name
Description
MFG CO.
'QL6325-E-6PTN280C' PDF : 56 Pages View PDF
QL6325E Eclipse-E Data Sheet Rev. F
PQ208 Pin Descriptions
Table 24: PQ208 Pin Descriptions
Pin
Direction
Function
Description
JTAG Pin Descriptions
TDI/RSI
I
Test Data In for JTAG/RAM init.
Serial Data In
Hold HIGH during normal operation. Connects to serial
PROM data in for RAM initialization. Connect to VDED2 if
unused
TRSTB/RRO
I/0
Active low Reset for JTAG/RAM Hold LOW during normal operation. Connects to serial
init. reset out
PROM reset for RAM initialization. Connect to GND if unused
TMS
I Test Mode Select for JTAG
Hold HIGH during normal operation. Connect to VDED2 if not
used for JTAG
TCK
I Test Clock for JTAG
Hold HIGH or LOW during normal operation. Connect to
VDED2 or GND if not used for JTAG
TDO/RCO
O
Test data out for JTAG/RAM init.
clock out
Connect to serial PROM clock for RAM initialization. Must be
left unconnected if not used for JTAG or RAM initialization.
The output voltage drive is specified by VDED.
Dedicated Pin Descriptions
Low skew global clock. This pin provides access to a
dedicated, distributed network capable of driving the CLOCK,
CLK
I Global clock network pin
SET, RESET, F1, and A2 inputs to the Logic Cell, READ, and
WRITE CLOCKS, Read and Write Enables of the Embedded
RAM Blocks, CLOCK of the ECUs, and Output Enables of the
I/Os. The voltage tolerance of this pin is specified by VDED.
I/O(A)
VCC
I/O Input/Output pin
I Power supply pin
The I/O pin is a bi-directional pin, configurable to either an
input-only, output-only, or bi-directional pin. The A inside the
parenthesis means that the I/O is located in Bank A. If an I/O
is not used, SpDE (QuickWorks Tool) provides the option of
tying that pin to GND, VCC, or TriState.
Connect to 2.5 V supply.
VCCIO(A)
This pin provides the flexibility to interface the device with
either a 3.3 V, 2.5 V, or 1.8 V device. The A inside the
I
Input voltage tolerance/drive pin
parenthesis means that VCCIO is located in BANK A. Every
I/O pin in Bank A will be tolerant of VCCIO input signals and
will drive VCCIO level output signals. This pin must be
connected to either 3.3 V, 2.5 V, or 1.8 V.
GND
I Ground pin
Connect to ground.
PLLIN
I PLL clock input
Clock input for PLL. The voltage tolerance of this pin is
specified by VDED.
DEDCLK
I Dedicated clock pin
Very low skew global clock. This pin provides access to a
dedicated, distributed clock network capable of driving the
CLOCK inputs of all sequential elements of the device (e.g.,
RAM, Flip Flops). The voltage tolerance of this pin is
specified by VDED.
GNDPLL
I Ground pin for PLL
Connect to GND.
38
•
•••
••
www.quicklogic.com
© 2005 QuickLogic Corporation
Share Link: 
