SPEAR300-2 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

SPEAR300-2

Embedded MPU with ARM926 core, flexible memory support, powerful connectivity features and human machine interface

STMicroelectronics 

Prev 51 52 53 54 55 56 57 58 59 60 Next

SPEAr300

6

Timing requirements

Timing requirements

6.1

6.1.1

DDR2 timing characteristics

The characterization timing is done considering an output load of 10 pF on all the DDR

pads. The operating conditions are in worst case V = 0.90 V TA = 125° C and in best case

V=1.10 V TA = 40° C.

DDR2 read cycle timings

Figure 7. DDR2 Read cycle waveforms

DQS

t4

DQ

t5

t4 t5

t4

Figure 8. DDR2 Read cycle path

DQ

t3

DQS

t1

Table 26.

DDR2 Read cycle timings

Frequency

333 MHz

266 MHz

200 MHz

DLL

t4 max

1.24 ns

1.43 ns

1.74 ns

D SET Q

t2

CLR Q

t5 max

-495 ps

-306 ps

4 ps

Doc ID 16324 Rev 2

57/83

Share Link: