SPEAR300-2 View Datasheet(PDF) - STMicroelectronics

Part Name

Description

MFG CO.

SPEAR300-2

Embedded MPU with ARM926 core, flexible memory support, powerful connectivity features and human machine interface

STMicroelectronics 

Prev 51 52 53 54 55 56 57 58 59 60 Next

Timing requirements

Table 26.

DDR2 Read cycle timings (continued)

Frequency

t4 max

166 MHz

2.00 ns

133 MHz

2.37 ns

6.1.2

DDR2 write cycle timings

Figure 9. DDR2 Write cycle waveforms

t6

t6

CLK

DQS

t4

t5

t4

t5

DQ

SPEAr300

t5 max

260 ps

634 ps

t6

t4

t5

Figure 10. DDR2 Write cycle path

Table 27. DDR2 Write cycle timings

Frequency

t4 max

t5 max

Unit

333 MHz

1.36

-1.55

ns

266 MHz

1.55

-1.36

ns

200 MHz

166 MHz

1.86

-1.05

ns

2.11

- 794

ns

133 MHz

2.49

-420

ns

58/83

Doc ID 16324 Rev 2

Share Link: